Raspberry Pi 5のRP1-Chipを使い倒す(GPIO)

Raspberry Pi 5 からGPIOなどの周辺機能がRP1という新しいチップへ変更されたことで今までのライブラリが全て動作しなくなってしまったがそのチップへの興味は尽きないというか気になりだすと止まらない性格でもあるのでとりあえずGPIOだけでも理解できたらと調べてみた。

従来のGPIOはRIO(Registered IO)として対応はされているがRIOなど使わなくてもで同じことができてしまうのが素晴らしい。

ただ、毎度のことながら新しい機能を使おうとすると既存のコードとの互換性が損なわれてしまうのがなんとも歯がゆい．．．いつかは解決するのだろうが．．．とか、まぁ、余計なことを考えながらGPIOだけでも操作してみたいとRIOを使ったライブラリを作ってみた。

ライブラリはRP1の全機能が全て操作できるように対応してみたつもりだがサンプル・プログラムは定番のＬチカだ。

まずはこれができないとね。(笑)

ちなみに単純ループでのＬチカ出力周波数は約20MHzだった。かなり早いかも！

但し、実行するにはルート権限が必要なことに注意しよう！

【Ｌチカ実行の様子】
抵抗入りのLEDを使っているので安易にマネしないように。v(-_-;)

ちなみにGPIOピンの入力変化を指定のコールバック関数で待ちたいときは下記ライブラリを併用すると良い。【ピン変化割り込みのサンプル】

GPIO Character Device で GPIO を制御するライブラリ

【続編】
Raspberry Pi 5のRP1-Chipを使い倒す(PWM)

【修正】
2025-05-06
pinMode()に出力初期値指定の追加と不必要なプルアップ設定を解除するようにした。

2025-05-02
下記関数を追加。
static unsigned long nanos(void)
static unsigned long micros(void)
static unsigned long millis(void)
static void delayNanoseconds(unsigned long ns)
static void delayMicroseconds(unsigned long us)
static void delay(unsigned long ms)

2025-04-30
digitalWrite()の出力がリアルに反映されない現象の対策を行った。
その結果、Lチカ出力周波数は、SET/CLRで最大5MHz、TOGGLEでは最大400KHzとなる。

【サンプル・プラグラム】

#include <unistd.h>
#include "rp1-gpio.h"

#define PIN 26

RP1_GPIO rp1;

int main(int argc, char **argv)
{
  rp1.begin();
  rp1.pinMode(PIN, rp1.OUTPUT);
  while (1)
  {
    rp1.digitalWrite(PIN, rp1.TOGGLE);
    usleep(500000); // wait 0.5 Sec
  }
  rp1.end();
  return 0;
}

#include <unistd.h>

#include "rp1-gpio.h"

#define PIN 26

RP1_GPIO rp1;

int main(int argc, char **argv)

{

rp1.begin();

rp1.pinMode(PIN, rp1.OUTPUT);

while (1)

{

rp1.digitalWrite(PIN, rp1.TOGGLE);

usleep(500000); // wait 0.5 Sec

}

rp1.end();

return 0;

}

【ライブラリ】

/*
  rp1-gpio.h - Raspberry Pi RP1 GPIO Driver

  Copyright (c) 2025 Sasapea's Lab. All right reserved.

  This program is free software: you can redistribute it and/or
  modify it under the terms of the GNU General Public License as
  published by the Free Software Foundation, either version 3 of
  the License, or at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
  See the GNU General Public License for more details.

  You should have received a copy of the GNU General Public License
  along with this program. If not, see <https://www.gnu.org/licenses/>.
*/
#pragma once

#include <stdint.h>
#include <stdbool.h>
#include <errno.h>
#include <string.h>
#include <fcntl.h>
#include <time.h>
#include <unistd.h>
#include <sys/mman.h>
#include <sys/ioctl.h>
#include <linux/gpio.h>

class RP1_GPIO
{
  public:

    typedef enum
    {
      CHIP_UNKNOWN = -1,
      CHIP_BCM2835,
      CHIP_BCM2711,
      CHIP_RP1,
    } ChipType;

    static
    ChipType getGpioChipType(uint32_t *lines = nullptr)
    {
      int fd = open("/dev/gpiochip0", 0);
      if (fd != -1)
      {
        struct gpiochip_info cinfo;
        if (ioctl(fd, GPIO_GET_CHIPINFO_IOCTL, &cinfo) != -1)
        {
          close(fd);
          if (strcmp("pinctrl-rp1", cinfo.label) == 0)
          {
            if (lines)
              *lines = cinfo.lines;
            return CHIP_RP1;
          }
          else if (strcmp("pinctrl-bcm2711", cinfo.label) == 0)
          {
            if (lines)
              *lines = cinfo.lines;
            return CHIP_BCM2711;
          }
          else if (strcmp("pinctrl-bcm2835", cinfo.label) == 0)
          {
            if (lines)
              *lines = cinfo.lines;
            return CHIP_BCM2835;
          }
        }
        close(fd);
      }
      return CHIP_UNKNOWN;
    }

    typedef uint32_t pin_size_t;

    typedef enum
    {
      LOW,
      HIGH,
      TOGGLE,     // only digitalWrite()
    } PinStatus;

    typedef enum
    {
      INPUT,
      OUTPUT,
      OPEN_DRAIN,
      OPEN_SOURCE,
      DISABLE,
    } PinMode;

    typedef enum
    {
      PULL_DISABLE,
      PULL_UP,
      PULL_DOWN,
    } PinPull;

    typedef enum
    {
      DVDD_3V3,   // voltage to 3.3V (DVDD >= 2V5)
      DVDD_1V8,   // voltage to 1.8V (DVDD <= 1V8)
    } PinVoltage;

    typedef enum
    {
      DRIVE_2MA,   // Drive strength. 2mA
      DRIVE_4MA,   // Drive strength. 4mA
      DRIVE_8MA,   // Drive strength. 8mA
      DRIVE_12MA,  // Drive strength. 12mA
    } PinDrive;

    typedef enum
    {
      PinFunc_A0, // SPI[0/1], PWM[0/1/2/3], GPCLK[0/1/2]
      PinFunc_A1, // DPI
      PinFunc_A2, // UART[1/2/3/4], MIPI[0/1], I2S[0]
      PinFunc_A3, // I2C[0/1/2/3], PWM[2/3], GPCLK[0/1]
      PinFunc_A4, // UART[0], AUDIO[0], I2S[1]
      PinFunc_A5, // SYS_RIO,
      PinFunc_A6, // PROC_RIO,
      PinFunc_A7, // PIO,
      PinFunc_A8, // SPI[2/3/4/5], GPCLK[1],
      PinFunc_RIO  = PinFunc_A5,
      PinFunc_NONE = 0x1F,
    } PinFunc;

    typedef enum
    {
      INMODE_PERI,
      INMODE_INVPERI,
      INMODE_LOW,
      INMODE_HIGH,
    } PinInput;

    typedef enum
    {
      OEMODE_PERI,
      OEMODE_INVPERI,
      OEMODE_DISABLE,
      OEMODE_ENABLE,
    } PinEnable;

    typedef enum
    {
      OUTMODE_PERI,
      OUTMODE_INVPERI,
      OUTMODE_LOW,
      OUTMODE_HIGH,
    } PinOutput;

    typedef enum
    {
      IRQ_NORMAL,
      IRQ_INVERT,
      IRQ_DRIVE_LOW,
      IRQ_DRIVE_HIGH,
    } PinInterrupt;

    typedef enum
    {
      PWM_MODE_ZERO,
      PWM_MODE_TRAILING_EDGE,
      PWM_MODE_DOUBLE_EDGE,
      PWM_MODE_PDM,
      PWM_MODE_SERIALISER_MSB,
      PWM_MODE_PPM,
      PWM_MODE_LEADING_EDGE,
      PWM_MODE_SERIALISER_LSB,
    } PWM_MODE;

    static constexpr uint32_t PWM0_MAX_FREQ = 76800000;
    static constexpr uint32_t PWM0_FREQ     = 50000000;

  private:

    typedef volatile uint32_t rw_reg_t;
    typedef const volatile uint32_t ro_reg_t;

    enum
    {
      ATOM_RW ,
      ATOM_XOR,
      ATOM_SET,
      ATOM_CLR,
    };

  public:

    //
    // IO_BANK0: GPIO_STATUS Register
    //
    typedef union
    {
      struct
      {
        ro_reg_t _rsv1_               : 8; // Reserved.
        ro_reg_t OUTFROMPERI          : 1; // [0x00] output signal from selected peripheral, before register overide is applied
        ro_reg_t OUTTOPAD             : 1; // [0x00] output signal to pad after register overide is applied
        ro_reg_t _rsv2_               : 2; // Reserved.
        ro_reg_t OEFROMPERI           : 1; // [0x00] output enable from selected peripheral, before register overide is applied
        ro_reg_t OETOPAD              : 1; // [0x00] output enable to pad after register overide is applied
        ro_reg_t _rsv3_               : 2; // Reserved.
        ro_reg_t INISDIRECT           : 1; // [0x00] input signal from pad, goes directly to the selected peripheral without filtering or override
        ro_reg_t INFROMPAD            : 1; // [0x00] input signal from pad, before filtering and override are applied
        ro_reg_t INFILTERED           : 1; // [0x00] input signal from pad, after filtering is applied but before override, not valid if inisdirect=1
        ro_reg_t INTOPERI             : 1; // [0x00] input signal to peripheral, after filtering and override are applied, not valid if inisdirect=1
        ro_reg_t EVENT_EDGE_LOW       : 1; // [0x00] Input pin has seen falling edge. Clear with ctrl_irqreset
        ro_reg_t EVENT_EDGE_HIGH      : 1; // [0x00] Input pin has seen rising edge. Clear with ctrl_irqreset
        ro_reg_t EVENT_LEVEL_LOW      : 1; // [0x00] Input pin is Low
        ro_reg_t EVENT_LEVEL_HIGH     : 1; // [0x00] Input pin is high
        ro_reg_t EVENT_F_EDGE_LOW     : 1; // [0x00] Input pin has seen a filtered falling edge. Clear with ctrl_irqreset
        ro_reg_t EVENT_F_EDGE_HIGH    : 1; // [0x00] Input pin has seen a filtered rising edge. Clear with ctrl_irqreset
        ro_reg_t EVENT_DB_LEVEL_LOW   : 1; // [0x00] Debounced input pin is low
        ro_reg_t EVENT_DB_LEVEL_HIGH  : 1; // [0x00] Debounced input pin is high
        ro_reg_t IRQCOMBINED          : 1; // [0x00] interrupt to processors, after masking
        ro_reg_t IRQTOPROC            : 1; // [0x00] interrupt to processors, after mask and override is applied
      } bit;
      ro_reg_t reg;
    } GPIO_STATUS;

    //
    // IO_BANK0: GPIO_CTRL Register
    //
    typedef union
    {
      struct
      {
        rw_reg_t FUNCSEL              : 5; // [0x1f] Function select. 31 == NULL. See GPIO function table for available functions.
        rw_reg_t F_M                  : 7; // [0x04] Filter/debounce time constant M
        rw_reg_t OUTOVER              : 2; // [0x00] 0x0=drive output from peripheral signal selected by funcsel
                                           //        0x1=drive output from inverse of peripheral signal selected by funcsel
                                           //        0x2=drive output low
                                           //        0x3=drive output high
        rw_reg_t OEOVER               : 2; // [0x00] 0x0=drive output enable from peripheral signal selected by funcsel
                                           //        0x1=drive output enable from inverse of peripheral signal selected by funcsel
                                           //        0x2=disable output
                                           //        0x3=enable output
        rw_reg_t INOVER               : 2; // [0x00] 0x0=don’t invert the peri input
                                           //        0x1=invert the peri input
                                           //        0x2=drive peri input low
                                           //        0x3=drive peri input high
        ro_reg_t _rsv1_               : 2; // Reserved.
        rw_reg_t IRQMASK_EDGE_LOW     : 1; // [0x00] Masks the edge low interrupt into the interrupt output
        rw_reg_t IRQMASK_EDGE_HIGH    : 1; // [0x00] Masks the edge high interrupt into the interrupt output
        rw_reg_t IRQMASK_LEVEL_LOW    : 1; // [0x00] Masks the level low interrupt into the interrupt output
        rw_reg_t IRQMASK_LEVEL_HIGH   : 1; // [0x00] Masks the level high interrupt into the interrupt output
        rw_reg_t IRQMASK_F_EDGE_LOW   : 1; // [0x00] Masks the filtered edge low interrupt into the interrupt output
        rw_reg_t IRQMASK_F_EDGE_HIGH  : 1; // [0x00] Masks the filtered edge high interrupt into the interrupt output
        rw_reg_t IRQMASK_DB_LEVEL_LOW : 1; // [0x00] Masks the debounced level low interrupt into the interrupt output
        rw_reg_t IRQMASK_DB_LEVEL_HIGH: 1; // [0x00] Masks the debounced level high interrupt into the interrupt output
        rw_reg_t IRQRESET             : 1; // [0x00] 0x0=do nothing, 0x1=reset the interrupt edge detector
        ro_reg_t _rsv2_               : 1; // Reserved.
        rw_reg_t IRQOVER              : 2; // [0x00] 0x0=don’t invert the interrupt
                                           //        0x1=invert the interrupt
                                           //        0x2=drive interrupt low
                                           //        0x3=drive interrupt high
      } bit;
      rw_reg_t reg;
    } GPIO_CTRL;

  private:

    //
    // IO_BANK0: GPIO Register
    //
    typedef struct
    {
      GPIO_STATUS STATUS;
      GPIO_CTRL   CTRL;
    } gpio_reg_t;

    //
    // IO_BANK0: PROCx/PCIE Interrupt Register
    //
    typedef struct
    {
      rw_reg_t INTE;                       // Interrupt Enable
      rw_reg_t INTF;                       // Interrupt Force
      ro_reg_t INTS;                       // Interrupt status after masking & forcing
    } gpio_irq_t;

    //
    // IO_BANK0: Registers
    //
    typedef struct
    {
      union
      {
        struct
        {
          gpio_reg_t PINS[28];             // GPIO[0-27]
          gpio_reg_t _rsv_[4];             // Reserved.
          ro_reg_t   INTR;                 // Raw Interrupts
          gpio_irq_t PROC[2];              // Interrupt for PROC[0,1]
          gpio_irq_t PCIE;                 // Interrupt for PCIE
        } REG;
        uint8_t _rsv_[0x1000];
      } ATOM[4];
    } IO_BANK0;

    //
    // PADS_BANK0: GPIO0, GPIO1, …, GPIO26, GPIO27 Registers
    //
    typedef union
    {
      struct
      {
        rw_reg_t SLEWFAST:  1;             // [0x00] Slew rate control. 1 = Fast, 0 = Slow
        rw_reg_t SCHMITT :  1;             // [0x01] Enable schmitt trigger
        rw_reg_t PDE     :  1;             // [varies] Pull down enable
        rw_reg_t PUE     :  1;             // [varies] Pull up enable
        rw_reg_t DRIVE   :  2;             // [0x01] Drive strength. 0=2mA, 1=4mA, 2=8mA, 3=12mA
        rw_reg_t IE      :  1;             // [0x00] Input enable
        rw_reg_t OD      :  1;             // [0x01] Output disable. Has priority over output enable from peripherals
      } bit;
      rw_reg_t reg;
    } PADS_CTRL;

    //
    // PADS_BANK0: Registers.
    //
    typedef struct
    {
      union
      {
        struct
        {
          //
          // VOLTAGE_SELECT Register
          //
          union
          {
            struct
            {
              rw_reg_t VOLTAGE_SELECT:  1; // [0x00] Voltage select. Per bank control
                                           //        0x0=Set voltage to 3.3V (DVDD >= 2V5)
                                           //        0x1=Set voltage to 1.8V (DVDD <= 1V8)
            } bit;
            rw_reg_t reg;
          } VOLT;
          //
          // GPIO0, GPIO1, …, GPIO26, GPIO27 Registers
          //
          PADS_CTRL PADS[28];
        } REG;
        uint8_t _rsv_[0x1000];
      } ATOM[4];
    } PADS_BANK0;

    //
    // SYS_RIO0: Registers.
    //
    typedef struct
    {
      union
      {
        struct
        {
          rw_reg_t OUT;                    // controls the GPIO output drive
          rw_reg_t OE;                     // controls the GPIO output drive enable
          ro_reg_t IN;                     // samples the GPIO inputs directly
          ro_reg_t SYNC_IN;                // samples the GPIO inputs, each synchronised with a 2-stage synchroniser to clk_sys
        } REG;
        uint8_t _rsv_[0x1000];
      } ATOM[4];
    } SYS_RIO0;

    //
    // GPCLK OE Register (undocumented)
    //
    typedef union
    {
      struct
      {
        rw_reg_t OE: 6;
      } bit;
      rw_reg_t reg;
    } GPCLK_CTRL;

    //
    // CLOCK Register (undocumented)
    //
    static constexpr uint32_t AUX_SEL = 1;
    typedef struct
    {
      union
      {
        struct
        {
          rw_reg_t SRC   : 5;
          rw_reg_t AUXSRC: 5;
          rw_reg_t _rsv1_: 1;
          rw_reg_t ENABLE: 1;
        } bit;
        rw_reg_t reg;
      } CTRL;
      rw_reg_t DIV_INT;
      rw_reg_t DIV_FRAC;
      rw_reg_t SEL; // set AUX_SEL
    } CLOCK_CTRL;

    //
    // FC Register (undocumented)
    //
    typedef struct
    {
      rw_reg_t REF_KHZ;
      rw_reg_t MIN_KHZ;
      rw_reg_t MAX_KHZ;
      rw_reg_t DELAY;
      rw_reg_t INTERVAL;
      rw_reg_t SRC;
      union
      {
        struct
        {
          ro_reg_t _rsv1_ :  4;
          rw_reg_t DONE   :  1;
          ro_reg_t _rsv2_ :  3;
          rw_reg_t RUNNING:  1;
        } bit;
        rw_reg_t reg;
      } STATUS;
      rw_reg_t RESULT;
    } FC_CTRL;

    //
    // CLOCKS_MAIN: (undocumented)
    //
    typedef struct
    {
      GPCLK_CTRL GP_CTRL;
      CLOCK_CTRL _rsv1_;
      CLOCK_CTRL SYS;
      CLOCK_CTRL SLOW_SYS;
      CLOCK_CTRL _rsv2_;
      CLOCK_CTRL DMA;
      CLOCK_CTRL UART;
      CLOCK_CTRL ETH;
      CLOCK_CTRL PWM0;
      CLOCK_CTRL PWM1;
      CLOCK_CTRL AUDIO_IN;
      CLOCK_CTRL AUDIO_OUT;
      CLOCK_CTRL I2S;
      CLOCK_CTRL MIPI0_CFG;
      CLOCK_CTRL MIPI1_CFG;
      CLOCK_CTRL PCIE_AUX;
      CLOCK_CTRL USBH0_MICROFRAME;
      CLOCK_CTRL USBH1_MICROFRAME;
      CLOCK_CTRL USBH0_SUSPEND;
      CLOCK_CTRL USBH1_SUSPEND;
      CLOCK_CTRL ETH_TSU;
      CLOCK_CTRL ADC;
      CLOCK_CTRL SDIO_TIMER;
      CLOCK_CTRL SDIO_ALT_SRC;
      CLOCK_CTRL GP[6];
      CLOCK_CTRL _rsv3_;
      CLOCK_CTRL _rsv4_;
      CLOCK_CTRL _rsv5_;
      CLOCK_CTRL SYS_RESUS;
      CLOCK_CTRL SLOW_SYS_RESUS;
      ro_reg_t   _rsv6_;
      FC_CTRL    FC[8];
    } CLOCKS_MAIN;

    //
    // CLK_GP0: AUXSRC (undocumented)
    //
    typedef enum
    {
      CLK_GP0_XOSC,
      CLK_GP0_CLKSRC_GP1,
      CLK_GP0_CLKSRC_GP2,
      CLK_GP0_CLKSRC_GP3,
      CLK_GP0_CLKSRC_GP4,
      CLK_GP0_CLKSRC_GP5,
      CLK_GP0_PLL_SYS,
      CLK_GP0_PLL_AUDIO,
      CLK_GP0_RSV1,
      CLK_GP0_RSV2,
      CLK_GP0_CLK_I2S,
      CLK_GP0_CLK_ADC,
      CLK_GP0_RSV3,
      CLK_GP0_RSV4,
      CLK_GP0_RSV5,
      CLK_GP0_CLK_SYS,
    } CLK_GP0;

    //
    // CLK_GP1: AUXSRC (undocumented)
    //
    typedef enum
    {
      CLK_GP1_CLK_SDIO_TIMER,
      CLK_GP1_CLKSRC_GP0,
      CLK_GP1_CLKSRC_GP2,
      CLK_GP1_CLKSRC_GP3,
      CLK_GP1_CLKSRC_GP4,
      CLK_GP1_CLKSRC_GP5,
      CLK_GP1_PLL_SYS_PRI_PH,
      CLK_GP1_RSV1,
      CLK_GP1_RSV2,
      CLK_GP1_RSV3,
      CLK_GP1_CLK_ADC,
      CLK_GP1_CLK_DPI,
      CLK_GP1_CLK_PWM0,
      CLK_GP1_RSV4,
      CLK_GP1_RSV5,
      CLK_GP1_RSV6,
    } CLK_GP1;

    //
    // CLK_GP2: AUXSRC (undocumented)
    //
    typedef enum
    {
      CLK_GP2_CLK_SDIO_ALTSRC,
      CLK_GP2_CLKSRC_GP0,
      CLK_GP2_CLKSRC_GP1,
      CLK_GP2_CLKSRC_GP3,
      CLK_GP2_CLKSRC_GP4,
      CLK_GP2_CLKSRC_GP5,
      CLK_GP2_PLL_SYS_SEC,
      CLK_GP2_RSV1,
      CLK_GP2_PLL_VIDEO,
      CLK_GP2_CLK_AUDIO_IN,
      CLK_GP2_CLK_DPI,
      CLK_GP2_CLK_PWM0,
      CLK_GP2_CLK_PWM1,
      CLK_GP2_CLK_MIPI0_DPI,
      CLK_GP2_CLK_MIPI1_CFG,
      CLK_GP2_CLK_SYS,
    } CLK_GP2;

    //
    // CLK_GP3: AUXSRC (undocumented)
    //
    typedef enum
    {
      CLK_GP3_XOSC,
      CLK_GP3_CLKSRC_GP0,
      CLK_GP3_CLKSRC_GP1,
      CLK_GP3_CLKSRC_GP2,
      CLK_GP3_CLKSRC_GP4,
      CLK_GP3_CLKSRC_GP5,
      CLK_GP3_RSV1,
      CLK_GP3_RSV2,
      CLK_GP3_PLL_VIDO_PRI_PH,
      CLK_GP3_CLK_AUDIO_OUTPUT,
      CLK_GP3_RSV3,
      CLK_GP3_RSV4,
      CLK_GP3_CLK_MIPI1_DPI,
      CLK_GP3_RSV5,
      CLK_GP3_RSV6,
      CLK_GP3_RSV7,
    } CLK_GP3;

    //
    // CLK_GP4: AUXSRC (undocumented)
    //
    typedef enum
    {
      CLK_GP4_XOSC,
      CLK_GP4_CLKSRC_GP0,
      CLK_GP4_CLKSRC_GP1,
      CLK_GP4_CLKSRC_GP2,
      CLK_GP4_CLKSRC_GP3,
      CLK_GP4_CLKSRC_GP5,
      CLK_GP4_RSV1,
      CLK_GP4_PLL_VIDO_SEC,
      CLK_GP4_RSV2,
      CLK_GP4_RSV3,
      CLK_GP4_RSV4,
      CLK_GP4_CLK_MIPI0_CFG,
      CLK_GP4_CLK_UART,
      CLK_GP4_RSV5,
      CLK_GP4_RSV6,
      CLK_GP4_CLK_SYS,
    } CLK_GP4;

    //
    // CLK_GP5: AUXSRC (undocumented)
    //
    typedef enum
    {
      CLK_GP5_XOSC,
      CLK_GP5_CLKSRC_GP0,
      CLK_GP5_CLKSRC_GP1,
      CLK_GP5_CLKSRC_GP2,
      CLK_GP5_CLKSRC_GP3,
      CLK_GP5_CLKSRC_GP4,
      CLK_GP5_RSV1,
      CLK_GP5_PLL_VIDO_SEC,
      CLK_GP5_CLK_ETH_TSU,
      CLK_GP5_RSV2,
      CLK_GP5_CLK_VEC,
      CLK_GP5_RSV3,
      CLK_GP5_RSV4,
      CLK_GP5_RSV5,
      CLK_GP5_RSV6,
      CLK_GP5_RSV7,
    } CLK_GP5;

    //
    // CLK_PWM0: AUXSRC (undocumented)
    //
    typedef enum
    {
      CLK_PWM0_PLL_AUDIO_PRI_PH, /* only rpi-6.1.y */
      CLK_PWM0_PLL_VIDEO_SEC,
      CLK_PWM0_XOSC,
      CLK_PWM0_CLKSRC_GP0,       /* only rpi-6.6.y */
      CLK_PWM0_CLKSRC_GP1,       /* only rpi-6.6.y */
      CLK_PWM0_CLKSRC_GP2,       /* only rpi-6.6.y */
      CLK_PWM0_CLKSRC_GP3,       /* only rpi-6.6.y */
      CLK_PWM0_CLKSRC_GP4,       /* only rpi-6.6.y */
      CLK_PWM0_CLKSRC_GP5,       /* only rpi-6.6.y */
    } CLK_PWM0;

    //
    // CLK_PWM1: AUXSRC (undocumented)
    //
    typedef enum
    {
      CLK_PWM1_PLL_AUDIO_PRI_PH, /* only rpi-6.1.y */
      CLK_PWM1_PLL_VIDEO_SEC,
      CLK_PWM1_XOSC,
      CLK_PWM1_CLKSRC_GP0,       /* only rpi-6.6.y */
      CLK_PWM1_CLKSRC_GP1,       /* only rpi-6.6.y */
      CLK_PWM1_CLKSRC_GP2,       /* only rpi-6.6.y */
      CLK_PWM1_CLKSRC_GP3,       /* only rpi-6.6.y */
      CLK_PWM1_CLKSRC_GP4,       /* only rpi-6.6.y */
      CLK_PWM1_CLKSRC_GP5,       /* only rpi-6.6.y */
    } CLK_PWM1;

    //
    // PWM: Registers.
    //
    typedef struct
    {
      //
      // GLOBAL_CTRL Register. Global control bits
      //
      union
      {
        struct
        {
          rw_reg_t CHAN_EN   :  4;         // [0x00] 1=Enable the respective PWM channel in the mode set by the CHANx_CTRL registers, 0=Channel disabled
          ro_reg_t _rsv_     : 27;         // Reserved.
          rw_reg_t SET_UPDATE:  1;         // [0x00] To prevent mis-sampling of multi-bit bus signals in the PWM clock domain,
                                           //        this bit should be used to trigger a settings update.
                                           //        This ensures that all PWM channel settings update on the same PWM clock cycle.
                                           //        Write 1 to trigger a settings update to the block. Self clears to 0.
                                           //        This bit affects the chan*_en bits, chan*_phase, chan*_ctrl and common_range registers.
                                           //        Writes to the *_duty and *_range registers have an integral update strobe
                                           //        and writes take effect on the next counter overflow of the respective PWM channel.
        } bit;
        rw_reg_t reg;
      } GLOBAL_CTRL;
      //
      // FIFO_CTRL Register. FIFO thresholding and status
      //
      union
      {
        struct
        {
          ro_reg_t LEVEL     :  5;         // [0x00] Number of available words in the FIFO
          rw_reg_t FLUSH     :  1;         // [0x00] Assert to flush FIFO
          ro_reg_t FLUSH_DONE:  1;         // [0x00] FIFO flush completed in the PWM clock domain
          ro_reg_t _rsv1_    :  4;         // Reserved.
          rw_reg_t THRESHOLD :  5;         // [0x00] Threshold for the comparator. DREQ is asserted when level <= threshold.
          rw_reg_t DWELL_TIME:  5;         // [0x02] Delay in number of bus cycles before successive DREQs are generated.
                                           //        Used to account for system bus latency in write data arriving at the FIFO.
          ro_reg_t _rsv2_    : 10;         // Reserved.
          rw_reg_t DREQ_EN   :  1;         // [0x00] 1=Generate DMA request signals to the DMA controller
                                           //        0=Don’t generate request signals - the dreq_active interrupt is unaffected.
        } bit;
        rw_reg_t reg;
      } FIFO_CTRL;
      //
      // COMMON_RANGE Register.
      //
      rw_reg_t COMMON_RANGE;               // [0x00] Counter range register for channels that are set to use channel binding
      //
      // COMMON_DUTY Register.
      //
      rw_reg_t COMMON_DUTY;                // [0x00] Counter compare register for channels that are set to use channel binding and are not set to use the common FIFO
      //
      // DUTY_FIFO Register.
      //
      rw_reg_t DUTY_FIFO;                  // [0x00] 32-bit interface to a 128-bit backed duty cycle FIFO
                                           //        In round-robin fashion, 32-bit writes to this address are sequentially packed
                                           //        as 32*n-bit words that are pushed into the duty cycle FIFO. N varies as per the
                                           //        number of enabled channels set to use the FIFO. A distributor checks which channels
                                           //        are enabled and using the FIFO, and writes the 32-bit words accordingly
      //
      // CHANx Registers.
      //
      struct
      {
        //
        // CHANx_CTRL Register
        //
        union
        {
          struct
          {
            rw_reg_t MODE         :  3;    // [0x00] PWM generation mode
                                           //        0x0=Generates 0
                                           //        0x1=Trailing-edge mark-space PWM modulation
                                           //        0x2=Phase-correct mark-space PWM modulation
                                           //        0x3=Pulse-density encoded output
                                           //        0x4=MSB Serialiser output.
                                           //        0x5=Pulse position modulated output - a single high pulse is transmitted per cycle.
                                           //        0x6=Leading-edge mark-space PWM modulation
                                           //        0x7=LSB Serialiser output.
            rw_reg_t INVERT       :  1;    // [0x00] 1=Invert the output bit
            rw_reg_t BIND         :  1;    // [0x00] 1=Bind Channel x to the common_range and common_duty/duty_fifo registers
                                           //        0=Channel x uses chanx_range and chanx_duty
            rw_reg_t USEFIFO      :  1;    // [0x00] 1=Use the duty_fifo. Note: setting bind=0 and usefifo=1 will lead to unpredictable operation
                                           //        0=Use the duty cycle register common_duty/chanx_duty
            rw_reg_t SDM          :  1;    // [0x00] 1=Use sigma-delta noise shaping modulator. In conjunction with sdm_bitwidth,
                                           //          treat the duty cycle as a 16-bit signed truncation of the 32 bit duty cycle value and quantise
                                           //          to (sdm_bitwidth+1)-bits. The resulting quantisation noise is filtered using a 2nd-order loop.
                                           //        0=Bypass modulator
            rw_reg_t DITHER       :  1;    // [0x00] 1=When SDM mode is used, add a 1-bit LSB dither inside the noise shaping loop to suppress idle tones
                                           //        0=No dither applied
            rw_reg_t FIFO_POP_MASK:  1;    // [0x01] 0=Counter overflow events do not generate FIFO pop events
                                           //        1=Counter overflow events generate FIFO pop events
            ro_reg_t _rsv1_       :  3;    // Reserved.
            rw_reg_t SDM_BITWIDTH :  4;    // [0x00] Quantise the 16-bit input to a (sdm_bitwidth+1)-bit output. 0=1-bit output.
            rw_reg_t SDM_BIAS     : 16;    // [0x00] Unsigned offset to be added to the output PWM code generated by the sigma-delta modulator.
          } bit;
          rw_reg_t reg;
        } CTRL;
        //
        // CHANx_RANGE Register.
        //
        rw_reg_t RANGE;                    // [0x00] Channel x counter range
        //
        // CHANx_PHASE Register.
        //
        rw_reg_t PHASE;                    // [0x00] Channel x counter phase offset register
                                           //        This register preloads the internal counter such that phase offsets between
                                           //        channels can be introduced. Do not set higher than the respective range register.
        //
        // CHANx_DUTY Register.
        //
        rw_reg_t DUTY;                     // [0x00] Channel x counter compare register
      } CHAN[4];
      //
      // INTR Register. Raw Interrupts
      //
      union
      {
        struct
        {
          rw_reg_t FIFO_UNDERFLOW:  1;     // [0x00]
          rw_reg_t FIFO_OVERFLOW :  1;     // [0x00]
          ro_reg_t FIFO_EMPTY    :  1;     // [0x00]
          ro_reg_t FIFO_FULL     :  1;     // [0x00]
          ro_reg_t DREQ_ACTIVE   :  1;     // [0x00]
          rw_reg_t CHAN_RELOAD   :  4;     // [0x00]
        } bit;
        rw_reg_t reg;
      } INTR;
      //
      // INTE Register. Interrupt Enable
      //
      union
      {
        struct
        {
          rw_reg_t FIFO_UNDERFLOW:  1;     // [0x00]
          rw_reg_t FIFO_OVERFLOW :  1;     // [0x00]
          rw_reg_t FIFO_EMPTY    :  1;     // [0x00]
          rw_reg_t FIFO_FULL     :  1;     // [0x00]
          rw_reg_t DREQ_ACTIVE   :  1;     // [0x00]
          rw_reg_t CHAN_RELOAD   :  4;     // [0x00]
        } bit;
        rw_reg_t reg;
      } INTE;
      //
      // INTF Register. Interrupt Force
      //
      union
      {
        struct
        {
          rw_reg_t FIFO_UNDERFLOW:  1;     // [0x00]
          rw_reg_t FIFO_OVERFLOW :  1;     // [0x00]
          rw_reg_t FIFO_EMPTY    :  1;     // [0x00]
          rw_reg_t FIFO_FULL     :  1;     // [0x00]
          rw_reg_t DREQ_ACTIVE   :  1;     // [0x00]
          rw_reg_t CHAN_RELOAD   :  4;     // [0x00]
        } bit;
        rw_reg_t reg;
      } INTF;
      //
      // INTS Register. Interrupt status after masking & forcing
      //
      union
      {
        struct
        {
          ro_reg_t FIFO_UNDERFLOW:  1;     // [0x00]
          ro_reg_t FIFO_OVERFLOW :  1;     // [0x00]
          ro_reg_t FIFO_EMPTY    :  1;     // [0x00]
          ro_reg_t FIFO_FULL     :  1;     // [0x00]
          ro_reg_t DREQ_ACTIVE   :  1;     // [0x00]
          ro_reg_t CHAN_RELOAD   :  4;     // [0x00]
        } bit;
        rw_reg_t reg;
      } INTS;
    } PWM;

    static constexpr size_t CLOCKS_MAIN_BASE = 0x018000;
    static constexpr size_t PWM0_BASE        = 0x098000;
    static constexpr size_t PWM1_BASE        = 0x09C000;
    static constexpr size_t IO_BANK0_BASE    = 0x0D0000;
    static constexpr size_t SYS_RIO0_BASE    = 0x0E0000;
    static constexpr size_t PADS_BANK0_BASE  = 0x0F0000;
    static constexpr size_t UART_BASE        = 0x030000;
    static constexpr size_t SPI8_BASE        = 0x04c000;
    static constexpr size_t SPI_BASE         = 0x050000;
    static constexpr size_t I2C_BASE         = 0x070000;
    static constexpr size_t TIMER_BASE       = 0x0ac000;
    static constexpr size_t DMA_BASE         = 0x188000;

    static constexpr size_t PERIPHERALS_SIZE = 0x10000 + PADS_BANK0_BASE;
    static constexpr size_t PERIPHERALS_BASE = 0x1F00000000;

    void        *_periferals  = MAP_FAILED;
    CLOCKS_MAIN *_clocks_main = nullptr;
    PWM         *_pwm0        = nullptr;
    PWM         *_pwm1        = nullptr;
    IO_BANK0    *_io_bank0    = nullptr;
    SYS_RIO0    *_sys_rio0    = nullptr;
    PADS_BANK0  *_pads_bank0  = nullptr;

    PinMode _pin_mode[28] = {};

    bool isValidPin(pin_size_t pin)
    {
      return (_periferals != MAP_FAILED) && (pin < sizeof(_pin_mode) / sizeof(_pin_mode[0]));
    }

  public:

    RP1_GPIO(void)
    {
    }

    virtual ~RP1_GPIO(void)
    {
      end();
    }

    ChipType begin(void)
    {
      ChipType chip = getGpioChipType();
      if (chip == CHIP_RP1)
      {
        end();
        int fd = open("/dev/mem", O_RDWR | O_SYNC);
        if (fd != -1)
        {
          if ((_periferals = mmap(0, PERIPHERALS_SIZE, PROT_READ | PROT_WRITE, MAP_SHARED | MAP_LOCKED, fd, PERIPHERALS_BASE)) != MAP_FAILED)
          {
            _clocks_main = (CLOCKS_MAIN *)((char *)_periferals + CLOCKS_MAIN_BASE);
            _pwm0        = (PWM         *)((char *)_periferals + PWM0_BASE       );
            _pwm1        = (PWM         *)((char *)_periferals + PWM1_BASE       );
            _io_bank0    = (IO_BANK0    *)((char *)_periferals + IO_BANK0_BASE   );
            _sys_rio0    = (SYS_RIO0    *)((char *)_periferals + SYS_RIO0_BASE   );
            _pads_bank0  = (PADS_BANK0  *)((char *)_periferals + PADS_BANK0_BASE );
            close(fd);
            return chip;
          }
          int e = errno;
          close(fd);
          errno = e;
        }
      }
      return CHIP_UNKNOWN;
    }

    void end(void)
    {
      if (_periferals != MAP_FAILED)
        munmap(_periferals, PERIPHERALS_SIZE);
      _periferals  = MAP_FAILED;
      _clocks_main = nullptr;
      _pwm0        = nullptr;
      _pwm1        = nullptr;
      _io_bank0    = nullptr;
      _sys_rio0    = nullptr;
      _pads_bank0  = nullptr;
    }

    void setPadsVoltage(PinVoltage mode = DVDD_3V3)
    {
      if (isValidPin(0))
      _pads_bank0->ATOM[ATOM_RW].REG.VOLT.bit.VOLTAGE_SELECT = mode;
    }

    void setSlewFast(pin_size_t pin, bool enable = false)
    {
      if (isValidPin(pin))
        _pads_bank0->ATOM[ATOM_RW].REG.PADS[pin].bit.SLEWFAST = enable;
    }

    void setSchmittTrigger(pin_size_t pin, bool enable = true)
    {
      if (isValidPin(pin))
        _pads_bank0->ATOM[ATOM_RW].REG.PADS[pin].bit.SCHMITT = enable;
    }

    void setDriveStrength(pin_size_t pin, PinDrive mode = DRIVE_4MA)
    {
      if (isValidPin(pin))
        _pads_bank0->ATOM[ATOM_RW].REG.PADS[pin].bit.DRIVE = mode;
    }

    void setPullUpDown(pin_size_t pin, PinPull mode = PULL_DISABLE)
    {
      if (isValidPin(pin))
      {
        PADS_CTRL &pads = _pads_bank0->ATOM[ATOM_RW].REG.PADS[pin];
        switch (mode)
        {
          default:
          case PULL_DISABLE:
            pads.bit.PDE = 0;
            pads.bit.PUE = 0;
            break;
          case PULL_UP:
            pads.bit.PDE = 0;
            pads.bit.PUE = 1;
            break;
          case PULL_DOWN:
            pads.bit.PDE = 1;
            pads.bit.PUE = 0;
            break;
        }
      }
    }

    void setInterrupt(pin_size_t pin, PinInterrupt mode = IRQ_NORMAL)
    {
      if (isValidPin(pin))
        _io_bank0->ATOM[ATOM_RW].REG.PINS[pin].CTRL.bit.IRQOVER = mode;
    }

    void resetEvent(pin_size_t pin)
    {
      if (isValidPin(pin))
        _io_bank0->ATOM[ATOM_RW].REG.PINS[pin].CTRL.bit.IRQRESET = 1;
    }

    void setEventMask(pin_size_t pin, GPIO_CTRL mask)
    {
      if (isValidPin(pin))
      {
        GPIO_CTRL &gpio = _io_bank0->ATOM[ATOM_RW].REG.PINS[pin].CTRL;
        gpio.bit.IRQMASK_EDGE_LOW      = mask.bit.IRQMASK_EDGE_LOW;
        gpio.bit.IRQMASK_EDGE_HIGH     = mask.bit.IRQMASK_EDGE_HIGH;
        gpio.bit.IRQMASK_LEVEL_LOW     = mask.bit.IRQMASK_LEVEL_LOW;
        gpio.bit.IRQMASK_LEVEL_HIGH    = mask.bit.IRQMASK_LEVEL_HIGH;
        gpio.bit.IRQMASK_F_EDGE_LOW    = mask.bit.IRQMASK_F_EDGE_LOW;
        gpio.bit.IRQMASK_F_EDGE_HIGH   = mask.bit.IRQMASK_F_EDGE_HIGH;
        gpio.bit.IRQMASK_DB_LEVEL_LOW  = mask.bit.IRQMASK_DB_LEVEL_LOW;
        gpio.bit.IRQMASK_DB_LEVEL_HIGH = mask.bit.IRQMASK_DB_LEVEL_HIGH;
      }
    }

    GPIO_STATUS getPinStatus(pin_size_t pin)
    {
      static const GPIO_STATUS EMPTY = {};
      return isValidPin(pin) ? _io_bank0->ATOM[ATOM_RW].REG.PINS[pin].STATUS : EMPTY;
    }

    void setFuncSel(pin_size_t pin, PinFunc func = PinFunc_NONE)
    {
      if (isValidPin(pin))
        _io_bank0->ATOM[ATOM_RW].REG.PINS[pin].CTRL.bit.FUNCSEL = func;
    }

    void setFilterDebounceTime(pin_size_t pin, uint8_t m = 4)
    {
      if (isValidPin(pin))
        _io_bank0->ATOM[ATOM_RW].REG.PINS[pin].CTRL.bit.F_M = m;
    }

    void setInputMode(pin_size_t pin, PinInput mode = INMODE_PERI)
    {
      if (isValidPin(pin))
        _io_bank0->ATOM[ATOM_RW].REG.PINS[pin].CTRL.bit.INOVER = mode;
    }

    void setOutputEnable(pin_size_t pin, PinEnable mode = OEMODE_PERI)
    {
      if (isValidPin(pin))
        _io_bank0->ATOM[ATOM_RW].REG.PINS[pin].CTRL.bit.OEOVER = mode;
    }

    void setOutputMode(pin_size_t pin, PinOutput mode = OUTMODE_PERI)
    {
      if (isValidPin(pin))
        _io_bank0->ATOM[ATOM_RW].REG.PINS[pin].CTRL.bit.OUTOVER = mode;
    }

    void pinMode(pin_size_t pin, PinMode mode, PinStatus value = TOGGLE)
    {
      if (isValidPin(pin))
      {
        GPIO_CTRL &gpio = _io_bank0->ATOM[ATOM_RW].REG.PINS[pin].CTRL;
        PADS_CTRL &pads = _pads_bank0->ATOM[ATOM_RW].REG.PADS[pin];
        pads.bit.IE = 0;
        pads.bit.OD = 1;
        switch (_pin_mode[pin] = mode)
        {
          default:
          case INPUT:
            _sys_rio0->ATOM[ATOM_CLR].REG.OE = (1 << pin);
            gpio.bit.FUNCSEL = PinFunc_RIO;
            pads.bit.IE      = 1;
            break;
          case OUTPUT:
            if ((value == LOW) || (value == HIGH))
              _sys_rio0->ATOM[value ? ATOM_SET : ATOM_CLR].REG.OUT = (1 << pin);
            _sys_rio0->ATOM[ATOM_SET].REG.OE = (1 << pin);
            gpio.bit.FUNCSEL = PinFunc_RIO;
            pads.bit.PDE     = 0;
            pads.bit.PUE     = 0;
            pads.bit.IE      = 1;
            pads.bit.OD      = 0;
            break;
          case OPEN_DRAIN:
            if ((value == LOW) || (value == HIGH))
              _sys_rio0->ATOM[value ? ATOM_CLR : ATOM_SET].REG.OE = (1 << pin);
            _sys_rio0->ATOM[ATOM_CLR].REG.OUT = (1 << pin);
            gpio.bit.FUNCSEL = PinFunc_RIO;
            pads.bit.PDE     = 0;
            pads.bit.IE      = 1;
            pads.bit.OD      = 0;
            break;
          case OPEN_SOURCE:
            if ((value == LOW) || (value == HIGH))
              _sys_rio0->ATOM[value ? ATOM_SET : ATOM_CLR].REG.OE = (1 << pin);
            _sys_rio0->ATOM[ATOM_SET].REG.OUT = (1 << pin);
            gpio.bit.FUNCSEL = PinFunc_RIO;
            pads.bit.PUE     = 0;
            pads.bit.IE      = 1;
            pads.bit.OD      = 0;
            break;
          case DISABLE:
            gpio.bit.FUNCSEL = PinFunc_NONE;
            pads.bit.PDE     = 0;
            pads.bit.PUE     = 0;
            break;
        }
      }
    }

    void digitalWrite(pin_size_t pin, PinStatus value)
    {
      if (isValidPin(pin))
      {
        int mode;
        switch (_pin_mode[pin])
        {
          default:
            if (value == TOGGLE)
              mode = _sys_rio0->ATOM[ATOM_RW].REG.OUT & (1 << pin) ? ATOM_CLR : ATOM_SET;
            else if (value)
              mode = ATOM_SET;
            else
              mode = ATOM_CLR;
            _sys_rio0->ATOM[mode].REG.OUT =
            _sys_rio0->ATOM[mode].REG.OUT = (1 << pin);
            break;
          case OPEN_DRAIN:
            if (value == TOGGLE)
              mode = _sys_rio0->ATOM[ATOM_RW].REG.OE & (1 << pin) ? ATOM_CLR : ATOM_SET;
            else if (value)
              mode = ATOM_CLR;
            else
              mode = ATOM_SET;
            _sys_rio0->ATOM[mode].REG.OE =
            _sys_rio0->ATOM[mode].REG.OE = (1 << pin);
            break;
          case OPEN_SOURCE:
            if (value == TOGGLE)
              mode = _sys_rio0->ATOM[ATOM_RW].REG.OE & (1 << pin) ? ATOM_CLR : ATOM_SET;
            else if (value)
              mode = ATOM_SET;
            else
              mode = ATOM_CLR;
            _sys_rio0->ATOM[mode].REG.OE =
            _sys_rio0->ATOM[mode].REG.OE = (1 << pin);
            break;
        }
      }
    }

    PinStatus digitalRead(pin_size_t pin, bool sync = false)
    {
      rw_reg_t val = 0;
      if (isValidPin(pin))
        val = (sync ? _sys_rio0->ATOM[ATOM_RW].REG.SYNC_IN : _sys_rio0->ATOM[ATOM_RW].REG.IN) & (1 << pin);
      return val ? HIGH : LOW;
    }

  private:

    void enablePWM0Clock(void)
    {
      if (_clocks_main->PWM0.CTRL.bit.ENABLE == 0)
      {
        _clocks_main->PWM0.DIV_INT         = 1;
        _clocks_main->PWM0.DIV_FRAC        = 0;
        _clocks_main->PWM0.SEL             = AUX_SEL;
        _clocks_main->PWM0.CTRL.bit.SRC    = 0;
        _clocks_main->PWM0.CTRL.bit.AUXSRC = CLK_PWM0_XOSC;
        _clocks_main->PWM0.CTRL.bit.ENABLE = 1;
      }
    }

    int getPWM0Channel(pin_size_t pin, PinFunc &alt)
    {
      if (isValidPin(pin))
      {
        switch (pin)
        {
          case 12: alt = PinFunc_A0; return 0;
          case 13: alt = PinFunc_A0; return 1;
          case 14: alt = PinFunc_A0; return 2;
          case 15: alt = PinFunc_A0; return 3;
          case 18: alt = PinFunc_A3; return 2;
          case 19: alt = PinFunc_A3; return 3;
        }
      }
      return -1;
    }

  public:

    void analogWrite(pin_size_t pin, uint32_t range, uint32_t duty, bool invert = false, PWM_MODE mode = PWM_MODE_TRAILING_EDGE)
    {
      PinFunc alt;
      int ch = getPWM0Channel(pin, alt);
      if (ch >= 0)
      {
        if (range == 0)
        {
          // channel enable ?
          if ((_pwm0->GLOBAL_CTRL.bit.CHAN_EN & (1 << ch)) != 0)
          {
            // disable output
            _pads_bank0->ATOM[ATOM_RW].REG.PADS[pin].bit.OD = 1;
            _io_bank0->ATOM[ATOM_RW].REG.PINS[pin].CTRL.bit.FUNCSEL = PinFunc_NONE;
            // set pwm0 mode
            _pwm0->CHAN[ch].CTRL.bit.MODE = PWM_MODE_ZERO;
            // disable pwm0 channel
            _pwm0->GLOBAL_CTRL.bit.CHAN_EN &= ~(1 << ch);
            // update pwm channel
            _pwm0->GLOBAL_CTRL.bit.SET_UPDATE = 1;
          }
        }
        else
        {
          // enable pwm0 clock
          enablePWM0Clock();
          // set pwm0 mode
          _pwm0->CHAN[ch].CTRL.bit.MODE   = mode;
          _pwm0->CHAN[ch].CTRL.bit.INVERT = invert;
          _pwm0->CHAN[ch].RANGE           = range;
          _pwm0->CHAN[ch].PHASE           = 0;
          _pwm0->CHAN[ch].DUTY            = duty > range ? range : duty;
          // enable output
          _io_bank0->ATOM[ATOM_RW].REG.PINS[pin].CTRL.bit.FUNCSEL = alt;
          _pads_bank0->ATOM[ATOM_RW].REG.PADS[pin].bit.OD = 0;
          // enable pwm0 channel
          _pwm0->GLOBAL_CTRL.bit.CHAN_EN |= (1 << ch);
          // update pwm channel
          _pwm0->GLOBAL_CTRL.bit.SET_UPDATE = 1;
        }
      }
    }

  private:

    int getGPCLKChannel(pin_size_t pin, PinFunc &alt)
    {
      if (isValidPin(pin))
      {
        switch (pin)
        {
          case  4: alt = PinFunc_A0; return 0;
          case  5: alt = PinFunc_A0; return 1;
          case  6: alt = PinFunc_A0; return 2;
          case 18: alt = PinFunc_A8; return 1;
          case 20: alt = PinFunc_A3; return 0;
          case 21: alt = PinFunc_A3; return 1;
        }
      }
      return -1;
    }

  public:

    void outputGPCLK(pin_size_t pin, uint32_t freq)
    {
      PinFunc alt;
      int ch = getGPCLKChannel(pin, alt);
      if (ch >= 0)
      {
        if (freq == 0)
        {
          // output enable ?
          if ((_clocks_main->GP_CTRL.bit.OE & (1 << ch)) != 0)
          {
            // disable output
            _pads_bank0->ATOM[ATOM_RW].REG.PADS[pin].bit.OD = 1;
            _io_bank0->ATOM[ATOM_RW].REG.PINS[pin].CTRL.bit.FUNCSEL = PinFunc_NONE;
            _clocks_main->GP_CTRL.bit.OE &= ~(1 << ch);
          }
        }
        else
        {
          static constexpr int CLKSRC[] = { CLK_GP0_XOSC, CLK_GP1_CLK_PWM0, CLK_GP2_CLK_PWM0 };
          uint64_t div = ((uint64_t)PWM0_FREQ << 16) / freq;
          if (div > UINT32_MAX)
            div = UINT32_MAX;
          else if (div < UINT16_MAX + 1)
            div = UINT16_MAX + 1;
          // enable GPCLK
          if (ch)
            enablePWM0Clock();
          _clocks_main->GP[ch].DIV_INT         = div >> 16;
          _clocks_main->GP[ch].DIV_FRAC        = div << 16;
          _clocks_main->GP[ch].SEL             = AUX_SEL;
          _clocks_main->GP[ch].CTRL.bit.SRC    = 0;
          _clocks_main->GP[ch].CTRL.bit.AUXSRC = CLKSRC[ch];
          _clocks_main->GP[ch].CTRL.bit.ENABLE = 1;
          // enable output
          _clocks_main->GP_CTRL.bit.OE |= (1 << ch);
          _io_bank0->ATOM[ATOM_RW].REG.PINS[pin].CTRL.bit.FUNCSEL = alt;
          _pads_bank0->ATOM[ATOM_RW].REG.PADS[pin].bit.OD = 0;
        }
      }
    }

    static unsigned long nanos(void)
    {
      struct timespec ts;
#ifdef CLOCK_BOOTTIME
      clock_gettime(CLOCK_BOOTTIME, &ts);
#else
      clock_gettime(CLOCK_MONOTONIC, &ts);
#endif
      return (unsigned long)ts.tv_sec * 1000000000 + ts.tv_nsec;
    }

    static unsigned long micros(void)
    {
      struct timespec ts;
#ifdef CLOCK_BOOTTIME
      clock_gettime(CLOCK_BOOTTIME, &ts);
#else
      clock_gettime(CLOCK_MONOTONIC, &ts);
#endif
      return (unsigned long)ts.tv_sec * 1000000 + (ts.tv_nsec / 1000);
    }

    static unsigned long millis(void)
    {
      struct timespec ts;
#ifdef CLOCK_BOOTTIME
      clock_gettime(CLOCK_BOOTTIME, &ts);
#else
      clock_gettime(CLOCK_MONOTONIC, &ts);
#endif
      return (unsigned long)ts.tv_sec * 1000 + (ts.tv_nsec / 1000000);
    }

    static void delayNanoseconds(unsigned long ns)
    {
      for (unsigned long t = nanos(); nanos() - t < ns; )
        ;
    }

    static void delayMicroseconds(unsigned long us)
    {
      for (unsigned long t = micros(); micros() - t < us; )
        ;
    }

    static void delay(unsigned long ms)
    {
      for (unsigned long t = millis(); millis() - t < ms; )
        ;
    }
};

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292

293

294

295

296

297

298

299

300

301

302

303

304

305

306

307

308

309

310

311

312

313

314

315

316

317

318

319

320

321

322

323

324

325

326

327

328

329

330

331

332

333

334

335

336

337

338

339

340

341

342

343

344

345

346

347

348

349

350

351

352

353

354

355

356

357

358

359

360

361

362

363

364

365

366

367

368

369

370

371

372

373

374

375

376

377

378

379

380

381

382

383

384

385

386

387

388

389

390

391

392

393

394

395

396

397

398

399

400

401

402

403

404

405

406

407

408

409

410

411

412

413

414

415

416

417

418

419

420

421

422

423

424

425

426

427

428

429

430

431

432

433

434

435

436

437

438

439

440

441

442

443

444

445

446

447

448

449

450

451

452

453

454

455

456

457

458

459

460

461

462

463

464

465

466

467

468

469

470

471

472

473

474

475

476

477

478

479

480

481

482

483

484

485

486

487

488

489

490

491

492

493

494

495

496

497

498

499

500

501

502

503

504

505

506

507

508

509

510

511

512

513

514

515

516

517

518

519

520

521

522

523

524

525

526

527

528

529

530

531

532

533

534

535

536

537

538

539

540

541

542

543

544

545

546

547

548

549

550

551

552

553

554

555

556

557

558

559

560

561

562

563

564

565

566

567

568

569

570

571

572

573

574

575

576

577

578

579

580

581

582

583

584

585

586

587

588

589

590

591

592

593

594

595

596

597

598

599

600

601

602

603

604

605

606

607

608

609

610

611

612

613

614

615

616

617

618

619

620

621

622

623

624

625

626

627

628

629

630

631

632

633

634

635

636

637

638

639

640

641

642

643

644

645

646

647

648

649

650

651

652

653

654

655

656

657

658

659

660

661

662

663

664

665

666

667

668

669

670

671

672

673

674

675

676

677

678

679

680

681

682

683

684

685

686

687

688

689

690

691

692

693

694

695

696

697

698

699

700

701

702

703

704

705

706

707

708

709

710

711

712

713

714

715

716

717

718

719

720

721

722

723

724

725

726

727

728

729

730

731

732

733

734

735

736

737

738

739

740

741

742

743

744

745

746

747

748

749

750

751

752

753

754

755

756

757

758

759

760

761

762

763

764

765

766

767

768

769

770

771

772

773

774

775

776

777

778

779

780

781

782

783

784

785

786

787

788

789

790

791

792

793

794

795

796

797

798

799

800

801

802

803

804

805

806

807

808

809

810

811

812

813

814

815

816

817

818

819

820

821

822

823

824

825

826

827

828

829

830

831

832

833

834

835

836

837

838

839

840

841

842

843

844

845

846

847

848

849

850

851

852

853

854

855

856

857

858

859

860

861

862

863

864

865

866

867

868

869

870

871

872

873

874

875

876

877

878

879

880

881

882

883

884

885

886

887

888

889

890

891

892

893

894

895

896

897

898

899

900

901

902

903

904

905

906

907

908

909

910

911

912

913

914

915

916

917

918

919

920

921

922

923

924

925

926

927

928

929

930

931

932

933

934

935

936

937

938

939

940

941

942

943

944

945

946

947

948

949

950

951

952

953

954

955

956

957

958

959

960

961

962

963

964

965

966

967

968

969

970

971

972

973

974

975

976

977

978

979

980

981

982

983

984

985

986

987

988

989

990

991

992

993

994

995

996

997

998

999

1000

1001

1002

1003

1004

1005

1006

1007

1008

1009

1010

1011

1012

1013

1014

1015

1016

1017

1018

1019

1020

1021

1022

1023

1024

1025

1026

1027

1028

1029

1030

1031

1032

1033

1034

1035

1036

1037

1038

1039

1040

1041

1042

1043

1044

1045

1046

1047

1048

1049

1050

1051

1052

1053

1054

1055

1056

1057

1058

1059

1060

1061

1062

1063

1064

1065

1066

1067

1068

1069

1070

1071

1072

1073

1074

1075

1076

1077

1078

1079

1080

1081

1082

1083

1084

1085

1086

1087

1088

1089

1090

1091

1092

1093

1094

1095

1096

1097

1098

1099

1100

1101

1102

1103

1104

1105

1106

1107

1108

1109

1110

1111

1112

1113

1114

1115

1116

1117

1118

1119

1120

1121

1122

1123

1124

1125

1126

1127

1128

1129

1130

1131

1132

1133

1134

1135

1136

1137

1138

1139

1140

1141

1142

1143

1144

1145

1146

1147

1148

1149

1150

1151

1152

1153

1154

1155

1156

1157

1158

1159

1160

1161

1162

1163

1164

1165

1166

1167

1168

1169

1170

1171

1172

1173

1174

1175

1176

1177

1178

1179

1180

1181

1182

1183

1184

1185

1186

1187

1188

1189

1190

1191

1192

1193

1194

1195

1196

1197

1198

1199

1200

1201

1202

1203

1204

1205

1206

1207

1208

1209

1210

1211

1212

1213

1214

1215

1216

1217

1218

1219

1220

1221

1222

1223

1224

1225

1226

1227

1228

1229

1230

1231

1232

1233

1234

1235

1236

1237

1238

1239

1240

1241

1242

1243

1244

1245

1246

1247

1248

1249

1250

1251

1252

1253

1254

1255

1256

1257

1258

1259

1260

1261

1262

1263

1264

1265

1266

1267

1268

1269

1270

1271

1272

1273

1274

1275

1276

1277

1278

1279

1280

1281

1282

1283

1284

1285

1286

1287

1288

1289

1290

1291

1292

1293

1294

1295

1296

1297

1298

1299

1300

1301

1302

1303

1304

1305

1306

1307

1308

1309

rp1-gpio.h - Raspberry Pi RP1 GPIO Driver

This program is free software: you can redistribute it and/or

modify it under the terms of the GNU General Public License as

published by the Free Software Foundation, either version 3 of

the License, or at your option) any later version.

This program is distributed in the hope that it will be useful,

but WITHOUT ANY WARRANTY; without even the implied warranty of

MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.

See the GNU General Public License for more details.

You should have received a copy of the GNU General Public License

along with this program. If not, see <https://www.gnu.org/licenses/>.

#pragma once

#include <stdint.h>

#include <stdbool.h>

#include <errno.h>

#include <string.h>

#include <fcntl.h>

#include <time.h>

#include <unistd.h>

#include <sys/mman.h>

#include <sys/ioctl.h>

#include <linux/gpio.h>

class RP1_GPIO

{

public:

typedef enum

{

CHIP_UNKNOWN = -1,

CHIP_BCM2835,

CHIP_BCM2711,

CHIP_RP1,

} ChipType;

static

ChipType getGpioChipType(uint32_t *lines = nullptr)

{

int fd = open("/dev/gpiochip0", 0);

if (fd != -1)

{

struct gpiochip_info cinfo;

if (ioctl(fd, GPIO_GET_CHIPINFO_IOCTL, &cinfo) != -1)

{

close(fd);

if (strcmp("pinctrl-rp1", cinfo.label) == 0)

{

if (lines)

*lines = cinfo.lines;

return CHIP_RP1;

}

else if (strcmp("pinctrl-bcm2711", cinfo.label) == 0)

{

if (lines)

*lines = cinfo.lines;

return CHIP_BCM2711;

}

else if (strcmp("pinctrl-bcm2835", cinfo.label) == 0)

{

if (lines)

*lines = cinfo.lines;

return CHIP_BCM2835;

}

close(fd);

}

return CHIP_UNKNOWN;

}

typedef uint32_t pin_size_t;

typedef enum

{

LOW,

HIGH,

TOGGLE, // only digitalWrite()

} PinStatus;

typedef enum

{

INPUT,

OUTPUT,

OPEN_DRAIN,

OPEN_SOURCE,

DISABLE,

} PinMode;

typedef enum

{

PULL_DISABLE,

PULL_UP,

PULL_DOWN,

} PinPull;

typedef enum

{

DVDD_3V3, // voltage to 3.3V (DVDD >= 2V5)

DVDD_1V8, // voltage to 1.8V (DVDD <= 1V8)

} PinVoltage;

typedef enum

{

DRIVE_2MA, // Drive strength. 2mA

DRIVE_4MA, // Drive strength. 4mA

DRIVE_8MA, // Drive strength. 8mA

DRIVE_12MA, // Drive strength. 12mA

} PinDrive;

typedef enum

{

PinFunc_A0, // SPI[0/1], PWM[0/1/2/3], GPCLK[0/1/2]

PinFunc_A1, // DPI

PinFunc_A2, // UART[1/2/3/4], MIPI[0/1], I2S[0]

PinFunc_A3, // I2C[0/1/2/3], PWM[2/3], GPCLK[0/1]

PinFunc_A4, // UART[0], AUDIO[0], I2S[1]

PinFunc_A5, // SYS_RIO,

PinFunc_A6, // PROC_RIO,

PinFunc_A7, // PIO,

PinFunc_A8, // SPI[2/3/4/5], GPCLK[1],

PinFunc_RIO = PinFunc_A5,

PinFunc_NONE = 0x1F,

} PinFunc;

typedef enum

{

INMODE_PERI,

INMODE_INVPERI,

INMODE_LOW,

INMODE_HIGH,

} PinInput;

typedef enum

{

OEMODE_PERI,

OEMODE_INVPERI,

OEMODE_DISABLE,

OEMODE_ENABLE,

} PinEnable;

typedef enum

{

OUTMODE_PERI,

OUTMODE_INVPERI,

OUTMODE_LOW,

OUTMODE_HIGH,

} PinOutput;

typedef enum

{

IRQ_NORMAL,

IRQ_INVERT,

IRQ_DRIVE_LOW,

IRQ_DRIVE_HIGH,

} PinInterrupt;

typedef enum

{

PWM_MODE_ZERO,

PWM_MODE_TRAILING_EDGE,

PWM_MODE_DOUBLE_EDGE,

PWM_MODE_PDM,

PWM_MODE_SERIALISER_MSB,

PWM_MODE_PPM,

PWM_MODE_LEADING_EDGE,

PWM_MODE_SERIALISER_LSB,

} PWM_MODE;

static constexpr uint32_t PWM0_MAX_FREQ = 76800000;

static constexpr uint32_t PWM0_FREQ = 50000000;

private:

typedef volatile uint32_t rw_reg_t;

typedef const volatile uint32_t ro_reg_t;

enum

{

ATOM_RW ,

ATOM_XOR,

ATOM_SET,

ATOM_CLR,

};

public:

// IO_BANK0: GPIO_STATUS Register

typedef union

{

struct

{

ro_reg_t _rsv1_ : 8; // Reserved.

ro_reg_t OUTFROMPERI : 1; // [0x00] output signal from selected peripheral, before register overide is applied

ro_reg_t OUTTOPAD : 1; // [0x00] output signal to pad after register overide is applied

ro_reg_t _rsv2_ : 2; // Reserved.

ro_reg_t OEFROMPERI : 1; // [0x00] output enable from selected peripheral, before register overide is applied

ro_reg_t OETOPAD : 1; // [0x00] output enable to pad after register overide is applied

ro_reg_t _rsv3_ : 2; // Reserved.

ro_reg_t INISDIRECT : 1; // [0x00] input signal from pad, goes directly to the selected peripheral without filtering or override

ro_reg_t INFROMPAD : 1; // [0x00] input signal from pad, before filtering and override are applied

ro_reg_t INFILTERED : 1; // [0x00] input signal from pad, after filtering is applied but before override, not valid if inisdirect=1

ro_reg_t INTOPERI : 1; // [0x00] input signal to peripheral, after filtering and override are applied, not valid if inisdirect=1

ro_reg_t EVENT_EDGE_LOW : 1; // [0x00] Input pin has seen falling edge. Clear with ctrl_irqreset

ro_reg_t EVENT_EDGE_HIGH : 1; // [0x00] Input pin has seen rising edge. Clear with ctrl_irqreset

ro_reg_t EVENT_LEVEL_LOW : 1; // [0x00] Input pin is Low

ro_reg_t EVENT_LEVEL_HIGH : 1; // [0x00] Input pin is high

ro_reg_t EVENT_F_EDGE_LOW : 1; // [0x00] Input pin has seen a filtered falling edge. Clear with ctrl_irqreset

ro_reg_t EVENT_F_EDGE_HIGH : 1; // [0x00] Input pin has seen a filtered rising edge. Clear with ctrl_irqreset

ro_reg_t EVENT_DB_LEVEL_LOW : 1; // [0x00] Debounced input pin is low

ro_reg_t EVENT_DB_LEVEL_HIGH : 1; // [0x00] Debounced input pin is high

ro_reg_t IRQCOMBINED : 1; // [0x00] interrupt to processors, after masking

ro_reg_t IRQTOPROC : 1; // [0x00] interrupt to processors, after mask and override is applied

} bit;

ro_reg_t reg;

} GPIO_STATUS;

// IO_BANK0: GPIO_CTRL Register

typedef union

{

struct

{

rw_reg_t FUNCSEL : 5; // [0x1f] Function select. 31 == NULL. See GPIO function table for available functions.

rw_reg_t F_M : 7; // [0x04] Filter/debounce time constant M

rw_reg_t OUTOVER : 2; // [0x00] 0x0=drive output from peripheral signal selected by funcsel

// 0x1=drive output from inverse of peripheral signal selected by funcsel

// 0x2=drive output low

// 0x3=drive output high

rw_reg_t OEOVER : 2; // [0x00] 0x0=drive output enable from peripheral signal selected by funcsel

// 0x1=drive output enable from inverse of peripheral signal selected by funcsel

// 0x2=disable output

// 0x3=enable output

rw_reg_t INOVER : 2; // [0x00] 0x0=don’t invert the peri input

// 0x1=invert the peri input

// 0x2=drive peri input low

// 0x3=drive peri input high

ro_reg_t _rsv1_ : 2; // Reserved.

rw_reg_t IRQMASK_EDGE_LOW : 1; // [0x00] Masks the edge low interrupt into the interrupt output

rw_reg_t IRQMASK_EDGE_HIGH : 1; // [0x00] Masks the edge high interrupt into the interrupt output

rw_reg_t IRQMASK_LEVEL_LOW : 1; // [0x00] Masks the level low interrupt into the interrupt output

rw_reg_t IRQMASK_LEVEL_HIGH : 1; // [0x00] Masks the level high interrupt into the interrupt output

rw_reg_t IRQMASK_F_EDGE_LOW : 1; // [0x00] Masks the filtered edge low interrupt into the interrupt output

rw_reg_t IRQMASK_F_EDGE_HIGH : 1; // [0x00] Masks the filtered edge high interrupt into the interrupt output

rw_reg_t IRQMASK_DB_LEVEL_LOW : 1; // [0x00] Masks the debounced level low interrupt into the interrupt output

rw_reg_t IRQMASK_DB_LEVEL_HIGH: 1; // [0x00] Masks the debounced level high interrupt into the interrupt output

rw_reg_t IRQRESET : 1; // [0x00] 0x0=do nothing, 0x1=reset the interrupt edge detector

ro_reg_t _rsv2_ : 1; // Reserved.

rw_reg_t IRQOVER : 2; // [0x00] 0x0=don’t invert the interrupt

// 0x1=invert the interrupt

// 0x2=drive interrupt low

// 0x3=drive interrupt high

} bit;

rw_reg_t reg;

} GPIO_CTRL;

private:

// IO_BANK0: GPIO Register

typedef struct

{

GPIO_STATUS STATUS;

GPIO_CTRL CTRL;

} gpio_reg_t;

// IO_BANK0: PROCx/PCIE Interrupt Register

typedef struct

{

rw_reg_t INTE; // Interrupt Enable

rw_reg_t INTF; // Interrupt Force

ro_reg_t INTS; // Interrupt status after masking & forcing

} gpio_irq_t;

// IO_BANK0: Registers

typedef struct

{

union

{

struct

{

gpio_reg_t PINS[28]; // GPIO[0-27]

gpio_reg_t _rsv_[4]; // Reserved.

ro_reg_t INTR; // Raw Interrupts

gpio_irq_t PROC[2]; // Interrupt for PROC[0,1]

gpio_irq_t PCIE; // Interrupt for PCIE

} REG;

uint8_t _rsv_[0x1000];

} ATOM[4];

} IO_BANK0;

// PADS_BANK0: GPIO0, GPIO1, …, GPIO26, GPIO27 Registers

typedef union

{

struct

{

rw_reg_t SLEWFAST: 1; // [0x00] Slew rate control. 1 = Fast, 0 = Slow

rw_reg_t SCHMITT : 1; // [0x01] Enable schmitt trigger

rw_reg_t PDE : 1; // [varies] Pull down enable

rw_reg_t PUE : 1; // [varies] Pull up enable

rw_reg_t DRIVE : 2; // [0x01] Drive strength. 0=2mA, 1=4mA, 2=8mA, 3=12mA

rw_reg_t IE : 1; // [0x00] Input enable

rw_reg_t OD : 1; // [0x01] Output disable. Has priority over output enable from peripherals

} bit;

rw_reg_t reg;

} PADS_CTRL;

// PADS_BANK0: Registers.

typedef struct

{

union

{

struct

{

// VOLTAGE_SELECT Register

union

{

struct

{

rw_reg_t VOLTAGE_SELECT: 1; // [0x00] Voltage select. Per bank control

// 0x0=Set voltage to 3.3V (DVDD >= 2V5)

// 0x1=Set voltage to 1.8V (DVDD <= 1V8)

} bit;

rw_reg_t reg;

} VOLT;

// GPIO0, GPIO1, …, GPIO26, GPIO27 Registers

PADS_CTRL PADS[28];

} REG;

uint8_t _rsv_[0x1000];

} ATOM[4];

} PADS_BANK0;

// SYS_RIO0: Registers.

typedef struct

{

union

{

struct

{

rw_reg_t OUT; // controls the GPIO output drive

rw_reg_t OE; // controls the GPIO output drive enable

ro_reg_t IN; // samples the GPIO inputs directly

ro_reg_t SYNC_IN; // samples the GPIO inputs, each synchronised with a 2-stage synchroniser to clk_sys

} REG;

uint8_t _rsv_[0x1000];

} ATOM[4];

} SYS_RIO0;

// GPCLK OE Register (undocumented)

typedef union

{

struct

{

rw_reg_t OE: 6;

} bit;

rw_reg_t reg;

} GPCLK_CTRL;

// CLOCK Register (undocumented)

static constexpr uint32_t AUX_SEL = 1;

typedef struct

{

union

{

struct

{

rw_reg_t SRC : 5;

rw_reg_t AUXSRC: 5;

rw_reg_t _rsv1_: 1;

rw_reg_t ENABLE: 1;

} bit;

rw_reg_t reg;

} CTRL;

rw_reg_t DIV_INT;

rw_reg_t DIV_FRAC;

rw_reg_t SEL; // set AUX_SEL

} CLOCK_CTRL;

// FC Register (undocumented)

typedef struct

{

rw_reg_t REF_KHZ;

rw_reg_t MIN_KHZ;

rw_reg_t MAX_KHZ;

rw_reg_t DELAY;

rw_reg_t INTERVAL;

rw_reg_t SRC;

union

{

struct

{

ro_reg_t _rsv1_ : 4;

rw_reg_t DONE : 1;

ro_reg_t _rsv2_ : 3;

rw_reg_t RUNNING: 1;

} bit;

rw_reg_t reg;

} STATUS;

rw_reg_t RESULT;

} FC_CTRL;

// CLOCKS_MAIN: (undocumented)

typedef struct

{

GPCLK_CTRL GP_CTRL;

CLOCK_CTRL _rsv1_;

CLOCK_CTRL SYS;

CLOCK_CTRL SLOW_SYS;

CLOCK_CTRL _rsv2_;

CLOCK_CTRL DMA;

CLOCK_CTRL UART;

CLOCK_CTRL ETH;

CLOCK_CTRL PWM0;

CLOCK_CTRL PWM1;

CLOCK_CTRL AUDIO_IN;

CLOCK_CTRL AUDIO_OUT;

CLOCK_CTRL I2S;

CLOCK_CTRL MIPI0_CFG;

CLOCK_CTRL MIPI1_CFG;

CLOCK_CTRL PCIE_AUX;

CLOCK_CTRL USBH0_MICROFRAME;

CLOCK_CTRL USBH1_MICROFRAME;

CLOCK_CTRL USBH0_SUSPEND;

CLOCK_CTRL USBH1_SUSPEND;

CLOCK_CTRL ETH_TSU;

CLOCK_CTRL ADC;

CLOCK_CTRL SDIO_TIMER;

CLOCK_CTRL SDIO_ALT_SRC;

CLOCK_CTRL GP[6];

CLOCK_CTRL _rsv3_;

CLOCK_CTRL _rsv4_;

CLOCK_CTRL _rsv5_;

CLOCK_CTRL SYS_RESUS;

CLOCK_CTRL SLOW_SYS_RESUS;

ro_reg_t _rsv6_;

FC_CTRL FC[8];

} CLOCKS_MAIN;

// CLK_GP0: AUXSRC (undocumented)

typedef enum

{

CLK_GP0_XOSC,

CLK_GP0_CLKSRC_GP1,

CLK_GP0_CLKSRC_GP2,

CLK_GP0_CLKSRC_GP3,

CLK_GP0_CLKSRC_GP4,

CLK_GP0_CLKSRC_GP5,

CLK_GP0_PLL_SYS,

CLK_GP0_PLL_AUDIO,

CLK_GP0_RSV1,

CLK_GP0_RSV2,

CLK_GP0_CLK_I2S,

CLK_GP0_CLK_ADC,

CLK_GP0_RSV3,

CLK_GP0_RSV4,

CLK_GP0_RSV5,

CLK_GP0_CLK_SYS,

} CLK_GP0;

// CLK_GP1: AUXSRC (undocumented)

typedef enum

{

CLK_GP1_CLK_SDIO_TIMER,

CLK_GP1_CLKSRC_GP0,

CLK_GP1_CLKSRC_GP2,

CLK_GP1_CLKSRC_GP3,

CLK_GP1_CLKSRC_GP4,

CLK_GP1_CLKSRC_GP5,

CLK_GP1_PLL_SYS_PRI_PH,

CLK_GP1_RSV1,

CLK_GP1_RSV2,

CLK_GP1_RSV3,

CLK_GP1_CLK_ADC,

CLK_GP1_CLK_DPI,

CLK_GP1_CLK_PWM0,

CLK_GP1_RSV4,

CLK_GP1_RSV5,

CLK_GP1_RSV6,

} CLK_GP1;

// CLK_GP2: AUXSRC (undocumented)

typedef enum

{

CLK_GP2_CLK_SDIO_ALTSRC,

CLK_GP2_CLKSRC_GP0,

CLK_GP2_CLKSRC_GP1,

CLK_GP2_CLKSRC_GP3,

CLK_GP2_CLKSRC_GP4,

CLK_GP2_CLKSRC_GP5,

CLK_GP2_PLL_SYS_SEC,

CLK_GP2_RSV1,

CLK_GP2_PLL_VIDEO,

CLK_GP2_CLK_AUDIO_IN,

CLK_GP2_CLK_DPI,

CLK_GP2_CLK_PWM0,

CLK_GP2_CLK_PWM1,

CLK_GP2_CLK_MIPI0_DPI,

CLK_GP2_CLK_MIPI1_CFG,

CLK_GP2_CLK_SYS,

} CLK_GP2;

// CLK_GP3: AUXSRC (undocumented)

typedef enum

{

CLK_GP3_XOSC,

CLK_GP3_CLKSRC_GP0,

CLK_GP3_CLKSRC_GP1,

CLK_GP3_CLKSRC_GP2,

CLK_GP3_CLKSRC_GP4,

CLK_GP3_CLKSRC_GP5,

CLK_GP3_RSV1,

CLK_GP3_RSV2,

CLK_GP3_PLL_VIDO_PRI_PH,

CLK_GP3_CLK_AUDIO_OUTPUT,

CLK_GP3_RSV3,

CLK_GP3_RSV4,

CLK_GP3_CLK_MIPI1_DPI,

CLK_GP3_RSV5,

CLK_GP3_RSV6,

CLK_GP3_RSV7,

} CLK_GP3;

// CLK_GP4: AUXSRC (undocumented)

typedef enum

{

CLK_GP4_XOSC,

CLK_GP4_CLKSRC_GP0,

CLK_GP4_CLKSRC_GP1,

CLK_GP4_CLKSRC_GP2,

CLK_GP4_CLKSRC_GP3,

CLK_GP4_CLKSRC_GP5,

CLK_GP4_RSV1,

CLK_GP4_PLL_VIDO_SEC,

CLK_GP4_RSV2,

CLK_GP4_RSV3,

CLK_GP4_RSV4,

CLK_GP4_CLK_MIPI0_CFG,

CLK_GP4_CLK_UART,

CLK_GP4_RSV5,

CLK_GP4_RSV6,

CLK_GP4_CLK_SYS,

} CLK_GP4;

// CLK_GP5: AUXSRC (undocumented)

typedef enum

{

CLK_GP5_XOSC,

CLK_GP5_CLKSRC_GP0,

CLK_GP5_CLKSRC_GP1,

CLK_GP5_CLKSRC_GP2,

CLK_GP5_CLKSRC_GP3,

CLK_GP5_CLKSRC_GP4,

CLK_GP5_RSV1,

CLK_GP5_PLL_VIDO_SEC,

CLK_GP5_CLK_ETH_TSU,

CLK_GP5_RSV2,

CLK_GP5_CLK_VEC,

CLK_GP5_RSV3,

CLK_GP5_RSV4,

CLK_GP5_RSV5,

CLK_GP5_RSV6,

CLK_GP5_RSV7,

} CLK_GP5;

// CLK_PWM0: AUXSRC (undocumented)

typedef enum

{

CLK_PWM0_PLL_AUDIO_PRI_PH, /* only rpi-6.1.y */

CLK_PWM0_PLL_VIDEO_SEC,

CLK_PWM0_XOSC,

CLK_PWM0_CLKSRC_GP0, /* only rpi-6.6.y */

CLK_PWM0_CLKSRC_GP1, /* only rpi-6.6.y */

CLK_PWM0_CLKSRC_GP2, /* only rpi-6.6.y */

CLK_PWM0_CLKSRC_GP3, /* only rpi-6.6.y */

CLK_PWM0_CLKSRC_GP4, /* only rpi-6.6.y */

CLK_PWM0_CLKSRC_GP5, /* only rpi-6.6.y */

} CLK_PWM0;

// CLK_PWM1: AUXSRC (undocumented)

typedef enum

{

CLK_PWM1_PLL_AUDIO_PRI_PH, /* only rpi-6.1.y */

CLK_PWM1_PLL_VIDEO_SEC,

CLK_PWM1_XOSC,

CLK_PWM1_CLKSRC_GP0, /* only rpi-6.6.y */

CLK_PWM1_CLKSRC_GP1, /* only rpi-6.6.y */

CLK_PWM1_CLKSRC_GP2, /* only rpi-6.6.y */

CLK_PWM1_CLKSRC_GP3, /* only rpi-6.6.y */

CLK_PWM1_CLKSRC_GP4, /* only rpi-6.6.y */

CLK_PWM1_CLKSRC_GP5, /* only rpi-6.6.y */

} CLK_PWM1;

// PWM: Registers.

typedef struct

{

// GLOBAL_CTRL Register. Global control bits

union

{

struct

{

rw_reg_t CHAN_EN : 4; // [0x00] 1=Enable the respective PWM channel in the mode set by the CHANx_CTRL registers, 0=Channel disabled

ro_reg_t _rsv_ : 27; // Reserved.

rw_reg_t SET_UPDATE: 1; // [0x00] To prevent mis-sampling of multi-bit bus signals in the PWM clock domain,

// this bit should be used to trigger a settings update.

// This ensures that all PWM channel settings update on the same PWM clock cycle.

// Write 1 to trigger a settings update to the block. Self clears to 0.

// This bit affects the chan*_en bits, chan*_phase, chan*_ctrl and common_range registers.

// Writes to the *_duty and *_range registers have an integral update strobe

// and writes take effect on the next counter overflow of the respective PWM channel.

} bit;

rw_reg_t reg;

} GLOBAL_CTRL;

// FIFO_CTRL Register. FIFO thresholding and status

union

{

struct

{

ro_reg_t LEVEL : 5; // [0x00] Number of available words in the FIFO

rw_reg_t FLUSH : 1; // [0x00] Assert to flush FIFO

ro_reg_t FLUSH_DONE: 1; // [0x00] FIFO flush completed in the PWM clock domain

ro_reg_t _rsv1_ : 4; // Reserved.

rw_reg_t THRESHOLD : 5; // [0x00] Threshold for the comparator. DREQ is asserted when level <= threshold.

rw_reg_t DWELL_TIME: 5; // [0x02] Delay in number of bus cycles before successive DREQs are generated.

// Used to account for system bus latency in write data arriving at the FIFO.

ro_reg_t _rsv2_ : 10; // Reserved.

rw_reg_t DREQ_EN : 1; // [0x00] 1=Generate DMA request signals to the DMA controller

// 0=Don’t generate request signals - the dreq_active interrupt is unaffected.

} bit;

rw_reg_t reg;

} FIFO_CTRL;

// COMMON_RANGE Register.

rw_reg_t COMMON_RANGE; // [0x00] Counter range register for channels that are set to use channel binding

// COMMON_DUTY Register.

rw_reg_t COMMON_DUTY; // [0x00] Counter compare register for channels that are set to use channel binding and are not set to use the common FIFO

// DUTY_FIFO Register.

rw_reg_t DUTY_FIFO; // [0x00] 32-bit interface to a 128-bit backed duty cycle FIFO

// In round-robin fashion, 32-bit writes to this address are sequentially packed

// as 32*n-bit words that are pushed into the duty cycle FIFO. N varies as per the

// number of enabled channels set to use the FIFO. A distributor checks which channels

// are enabled and using the FIFO, and writes the 32-bit words accordingly

// CHANx Registers.

struct

{

// CHANx_CTRL Register

union

{

struct

{

rw_reg_t MODE : 3; // [0x00] PWM generation mode

// 0x0=Generates 0

// 0x1=Trailing-edge mark-space PWM modulation

// 0x2=Phase-correct mark-space PWM modulation

// 0x3=Pulse-density encoded output

// 0x4=MSB Serialiser output.

// 0x5=Pulse position modulated output - a single high pulse is transmitted per cycle.

// 0x6=Leading-edge mark-space PWM modulation

// 0x7=LSB Serialiser output.

rw_reg_t INVERT : 1; // [0x00] 1=Invert the output bit

rw_reg_t BIND : 1; // [0x00] 1=Bind Channel x to the common_range and common_duty/duty_fifo registers

// 0=Channel x uses chanx_range and chanx_duty

rw_reg_t USEFIFO : 1; // [0x00] 1=Use the duty_fifo. Note: setting bind=0 and usefifo=1 will lead to unpredictable operation

// 0=Use the duty cycle register common_duty/chanx_duty

rw_reg_t SDM : 1; // [0x00] 1=Use sigma-delta noise shaping modulator. In conjunction with sdm_bitwidth,

// treat the duty cycle as a 16-bit signed truncation of the 32 bit duty cycle value and quantise

// to (sdm_bitwidth+1)-bits. The resulting quantisation noise is filtered using a 2nd-order loop.

// 0=Bypass modulator

rw_reg_t DITHER : 1; // [0x00] 1=When SDM mode is used, add a 1-bit LSB dither inside the noise shaping loop to suppress idle tones

// 0=No dither applied

rw_reg_t FIFO_POP_MASK: 1; // [0x01] 0=Counter overflow events do not generate FIFO pop events

// 1=Counter overflow events generate FIFO pop events

ro_reg_t _rsv1_ : 3; // Reserved.

rw_reg_t SDM_BITWIDTH : 4; // [0x00] Quantise the 16-bit input to a (sdm_bitwidth+1)-bit output. 0=1-bit output.

rw_reg_t SDM_BIAS : 16; // [0x00] Unsigned offset to be added to the output PWM code generated by the sigma-delta modulator.

} bit;

rw_reg_t reg;

} CTRL;

// CHANx_RANGE Register.

rw_reg_t RANGE; // [0x00] Channel x counter range

// CHANx_PHASE Register.

rw_reg_t PHASE; // [0x00] Channel x counter phase offset register

// This register preloads the internal counter such that phase offsets between

// channels can be introduced. Do not set higher than the respective range register.

// CHANx_DUTY Register.

rw_reg_t DUTY; // [0x00] Channel x counter compare register

} CHAN[4];

// INTR Register. Raw Interrupts

union

{

struct

{

rw_reg_t FIFO_UNDERFLOW: 1; // [0x00]

rw_reg_t FIFO_OVERFLOW : 1; // [0x00]

ro_reg_t FIFO_EMPTY : 1; // [0x00]

ro_reg_t FIFO_FULL : 1; // [0x00]

ro_reg_t DREQ_ACTIVE : 1; // [0x00]

rw_reg_t CHAN_RELOAD : 4; // [0x00]

} bit;

rw_reg_t reg;

} INTR;

// INTE Register. Interrupt Enable

union

{

struct

{

rw_reg_t FIFO_UNDERFLOW: 1; // [0x00]

rw_reg_t FIFO_OVERFLOW : 1; // [0x00]

rw_reg_t FIFO_EMPTY : 1; // [0x00]

rw_reg_t FIFO_FULL : 1; // [0x00]

rw_reg_t DREQ_ACTIVE : 1; // [0x00]

rw_reg_t CHAN_RELOAD : 4; // [0x00]

} bit;

rw_reg_t reg;

} INTE;

// INTF Register. Interrupt Force

union

{

struct

{

rw_reg_t FIFO_UNDERFLOW: 1; // [0x00]

rw_reg_t FIFO_OVERFLOW : 1; // [0x00]

rw_reg_t FIFO_EMPTY : 1; // [0x00]

rw_reg_t FIFO_FULL : 1; // [0x00]

rw_reg_t DREQ_ACTIVE : 1; // [0x00]

rw_reg_t CHAN_RELOAD : 4; // [0x00]

} bit;

rw_reg_t reg;

} INTF;

// INTS Register. Interrupt status after masking & forcing

union

{

struct

{

ro_reg_t FIFO_UNDERFLOW: 1; // [0x00]

ro_reg_t FIFO_OVERFLOW : 1; // [0x00]

ro_reg_t FIFO_EMPTY : 1; // [0x00]

ro_reg_t FIFO_FULL : 1; // [0x00]

ro_reg_t DREQ_ACTIVE : 1; // [0x00]

ro_reg_t CHAN_RELOAD : 4; // [0x00]

} bit;

rw_reg_t reg;

} INTS;

} PWM;

static constexpr size_t CLOCKS_MAIN_BASE = 0x018000;

static constexpr size_t PWM0_BASE = 0x098000;

static constexpr size_t PWM1_BASE = 0x09C000;

static constexpr size_t IO_BANK0_BASE = 0x0D0000;

static constexpr size_t SYS_RIO0_BASE = 0x0E0000;

static constexpr size_t PADS_BANK0_BASE = 0x0F0000;

static constexpr size_t UART_BASE = 0x030000;

static constexpr size_t SPI8_BASE = 0x04c000;

static constexpr size_t SPI_BASE = 0x050000;

static constexpr size_t I2C_BASE = 0x070000;

static constexpr size_t TIMER_BASE = 0x0ac000;

static constexpr size_t DMA_BASE = 0x188000;

static constexpr size_t PERIPHERALS_SIZE = 0x10000 + PADS_BANK0_BASE;

static constexpr size_t PERIPHERALS_BASE = 0x1F00000000;

void *_periferals = MAP_FAILED;

CLOCKS_MAIN *_clocks_main = nullptr;

PWM *_pwm0 = nullptr;

PWM *_pwm1 = nullptr;

IO_BANK0 *_io_bank0 = nullptr;

SYS_RIO0 *_sys_rio0 = nullptr;

PADS_BANK0 *_pads_bank0 = nullptr;

PinMode _pin_mode[28] = {};

bool isValidPin(pin_size_t pin)

{

return (_periferals != MAP_FAILED) && (pin < sizeof(_pin_mode) / sizeof(_pin_mode[0]));

}

public:

RP1_GPIO(void)

{

}

virtual ~RP1_GPIO(void)

{

end();

}

ChipType begin(void)

{

ChipType chip = getGpioChipType();

if (chip == CHIP_RP1)

{

end();

int fd = open("/dev/mem", O_RDWR | O_SYNC);

if (fd != -1)

{

if ((_periferals = mmap(0, PERIPHERALS_SIZE, PROT_READ | PROT_WRITE, MAP_SHARED | MAP_LOCKED, fd, PERIPHERALS_BASE)) != MAP_FAILED)

{

_clocks_main = (CLOCKS_MAIN *)((char *)_periferals + CLOCKS_MAIN_BASE);

_pwm0 = (PWM *)((char *)_periferals + PWM0_BASE );

_pwm1 = (PWM *)((char *)_periferals + PWM1_BASE );

_io_bank0 = (IO_BANK0 *)((char *)_periferals + IO_BANK0_BASE );

_sys_rio0 = (SYS_RIO0 *)((char *)_periferals + SYS_RIO0_BASE );

_pads_bank0 = (PADS_BANK0 *)((char *)_periferals + PADS_BANK0_BASE );

close(fd);

return chip;

}

int e = errno;

close(fd);

errno = e;

}

return CHIP_UNKNOWN;

}

void end(void)

{

if (_periferals != MAP_FAILED)

munmap(_periferals, PERIPHERALS_SIZE);

_periferals = MAP_FAILED;

_clocks_main = nullptr;

_pwm0 = nullptr;

_pwm1 = nullptr;

_io_bank0 = nullptr;

_sys_rio0 = nullptr;

_pads_bank0 = nullptr;

}

void setPadsVoltage(PinVoltage mode = DVDD_3V3)

{

if (isValidPin(0))

_pads_bank0->ATOM[ATOM_RW].REG.VOLT.bit.VOLTAGE_SELECT = mode;

}

void setSlewFast(pin_size_t pin, bool enable = false)

{

if (isValidPin(pin))

_pads_bank0->ATOM[ATOM_RW].REG.PADS[pin].bit.SLEWFAST = enable;

}

void setSchmittTrigger(pin_size_t pin, bool enable = true)

{

if (isValidPin(pin))

_pads_bank0->ATOM[ATOM_RW].REG.PADS[pin].bit.SCHMITT = enable;

}

void setDriveStrength(pin_size_t pin, PinDrive mode = DRIVE_4MA)

{

if (isValidPin(pin))

_pads_bank0->ATOM[ATOM_RW].REG.PADS[pin].bit.DRIVE = mode;

}

void setPullUpDown(pin_size_t pin, PinPull mode = PULL_DISABLE)

{

if (isValidPin(pin))

{

PADS_CTRL &pads = _pads_bank0->ATOM[ATOM_RW].REG.PADS[pin];

switch (mode)

{

default:

case PULL_DISABLE:

pads.bit.PDE = 0;

pads.bit.PUE = 0;

break;

case PULL_UP:

pads.bit.PDE = 0;

pads.bit.PUE = 1;

break;

case PULL_DOWN:

pads.bit.PDE = 1;

pads.bit.PUE = 0;

break;

}

void setInterrupt(pin_size_t pin, PinInterrupt mode = IRQ_NORMAL)

{

if (isValidPin(pin))

_io_bank0->ATOM[ATOM_RW].REG.PINS[pin].CTRL.bit.IRQOVER = mode;

}

void resetEvent(pin_size_t pin)

{

if (isValidPin(pin))

_io_bank0->ATOM[ATOM_RW].REG.PINS[pin].CTRL.bit.IRQRESET = 1;

}

void setEventMask(pin_size_t pin, GPIO_CTRL mask)

{

if (isValidPin(pin))

{

GPIO_CTRL &gpio = _io_bank0->ATOM[ATOM_RW].REG.PINS[pin].CTRL;

gpio.bit.IRQMASK_EDGE_LOW = mask.bit.IRQMASK_EDGE_LOW;

gpio.bit.IRQMASK_EDGE_HIGH = mask.bit.IRQMASK_EDGE_HIGH;

gpio.bit.IRQMASK_LEVEL_LOW = mask.bit.IRQMASK_LEVEL_LOW;

gpio.bit.IRQMASK_LEVEL_HIGH = mask.bit.IRQMASK_LEVEL_HIGH;

gpio.bit.IRQMASK_F_EDGE_LOW = mask.bit.IRQMASK_F_EDGE_LOW;

gpio.bit.IRQMASK_F_EDGE_HIGH = mask.bit.IRQMASK_F_EDGE_HIGH;

gpio.bit.IRQMASK_DB_LEVEL_LOW = mask.bit.IRQMASK_DB_LEVEL_LOW;

gpio.bit.IRQMASK_DB_LEVEL_HIGH = mask.bit.IRQMASK_DB_LEVEL_HIGH;

}

GPIO_STATUS getPinStatus(pin_size_t pin)

{

static const GPIO_STATUS EMPTY = {};

return isValidPin(pin) ? _io_bank0->ATOM[ATOM_RW].REG.PINS[pin].STATUS : EMPTY;

}

void setFuncSel(pin_size_t pin, PinFunc func = PinFunc_NONE)

{

if (isValidPin(pin))

_io_bank0->ATOM[ATOM_RW].REG.PINS[pin].CTRL.bit.FUNCSEL = func;

}

void setFilterDebounceTime(pin_size_t pin, uint8_t m = 4)

{

if (isValidPin(pin))

_io_bank0->ATOM[ATOM_RW].REG.PINS[pin].CTRL.bit.F_M = m;

}

void setInputMode(pin_size_t pin, PinInput mode = INMODE_PERI)

{

if (isValidPin(pin))

_io_bank0->ATOM[ATOM_RW].REG.PINS[pin].CTRL.bit.INOVER = mode;

}

void setOutputEnable(pin_size_t pin, PinEnable mode = OEMODE_PERI)

{

if (isValidPin(pin))

_io_bank0->ATOM[ATOM_RW].REG.PINS[pin].CTRL.bit.OEOVER = mode;

}

void setOutputMode(pin_size_t pin, PinOutput mode = OUTMODE_PERI)

{

if (isValidPin(pin))

_io_bank0->ATOM[ATOM_RW].REG.PINS[pin].CTRL.bit.OUTOVER = mode;

}

void pinMode(pin_size_t pin, PinMode mode, PinStatus value = TOGGLE)

{

if (isValidPin(pin))

{

GPIO_CTRL &gpio = _io_bank0->ATOM[ATOM_RW].REG.PINS[pin].CTRL;

PADS_CTRL &pads = _pads_bank0->ATOM[ATOM_RW].REG.PADS[pin];

pads.bit.IE = 0;

pads.bit.OD = 1;

switch (_pin_mode[pin] = mode)

{

default:

case INPUT:

_sys_rio0->ATOM[ATOM_CLR].REG.OE = (1 << pin);

gpio.bit.FUNCSEL = PinFunc_RIO;

pads.bit.IE = 1;

break;

case OUTPUT:

if ((value == LOW) || (value == HIGH))

_sys_rio0->ATOM[value ? ATOM_SET : ATOM_CLR].REG.OUT = (1 << pin);

_sys_rio0->ATOM[ATOM_SET].REG.OE = (1 << pin);

gpio.bit.FUNCSEL = PinFunc_RIO;

pads.bit.PDE = 0;

pads.bit.PUE = 0;

pads.bit.IE = 1;

pads.bit.OD = 0;

break;

case OPEN_DRAIN:

if ((value == LOW) || (value == HIGH))

_sys_rio0->ATOM[value ? ATOM_CLR : ATOM_SET].REG.OE = (1 << pin);

_sys_rio0->ATOM[ATOM_CLR].REG.OUT = (1 << pin);

gpio.bit.FUNCSEL = PinFunc_RIO;

pads.bit.PDE = 0;

pads.bit.IE = 1;

pads.bit.OD = 0;

break;

case OPEN_SOURCE:

if ((value == LOW) || (value == HIGH))

_sys_rio0->ATOM[value ? ATOM_SET : ATOM_CLR].REG.OE = (1 << pin);

_sys_rio0->ATOM[ATOM_SET].REG.OUT = (1 << pin);

gpio.bit.FUNCSEL = PinFunc_RIO;

pads.bit.PUE = 0;

pads.bit.IE = 1;

pads.bit.OD = 0;

break;

case DISABLE:

gpio.bit.FUNCSEL = PinFunc_NONE;

pads.bit.PDE = 0;

pads.bit.PUE = 0;

break;

}

void digitalWrite(pin_size_t pin, PinStatus value)

{

if (isValidPin(pin))

{

int mode;

switch (_pin_mode[pin])

{

default:

if (value == TOGGLE)

mode = _sys_rio0->ATOM[ATOM_RW].REG.OUT & (1 << pin) ? ATOM_CLR : ATOM_SET;

else if (value)

mode = ATOM_SET;

else

mode = ATOM_CLR;

_sys_rio0->ATOM[mode].REG.OUT =

_sys_rio0->ATOM[mode].REG.OUT = (1 << pin);

break;

case OPEN_DRAIN:

if (value == TOGGLE)

mode = _sys_rio0->ATOM[ATOM_RW].REG.OE & (1 << pin) ? ATOM_CLR : ATOM_SET;

else if (value)

mode = ATOM_CLR;

else

mode = ATOM_SET;

_sys_rio0->ATOM[mode].REG.OE =

_sys_rio0->ATOM[mode].REG.OE = (1 << pin);

break;

case OPEN_SOURCE:

if (value == TOGGLE)

mode = _sys_rio0->ATOM[ATOM_RW].REG.OE & (1 << pin) ? ATOM_CLR : ATOM_SET;

else if (value)

mode = ATOM_SET;

else

mode = ATOM_CLR;

_sys_rio0->ATOM[mode].REG.OE =

_sys_rio0->ATOM[mode].REG.OE = (1 << pin);

break;

}

PinStatus digitalRead(pin_size_t pin, bool sync = false)

{

rw_reg_t val = 0;

if (isValidPin(pin))

val = (sync ? _sys_rio0->ATOM[ATOM_RW].REG.SYNC_IN : _sys_rio0->ATOM[ATOM_RW].REG.IN) & (1 << pin);

return val ? HIGH : LOW;

}

private:

void enablePWM0Clock(void)

{

if (_clocks_main->PWM0.CTRL.bit.ENABLE == 0)

{

_clocks_main->PWM0.DIV_INT = 1;

_clocks_main->PWM0.DIV_FRAC = 0;

_clocks_main->PWM0.SEL = AUX_SEL;

_clocks_main->PWM0.CTRL.bit.SRC = 0;

_clocks_main->PWM0.CTRL.bit.AUXSRC = CLK_PWM0_XOSC;

_clocks_main->PWM0.CTRL.bit.ENABLE = 1;

}

int getPWM0Channel(pin_size_t pin, PinFunc &alt)

{

if (isValidPin(pin))

{

switch (pin)

{

case 12: alt = PinFunc_A0; return 0;

case 13: alt = PinFunc_A0; return 1;

case 14: alt = PinFunc_A0; return 2;

case 15: alt = PinFunc_A0; return 3;

case 18: alt = PinFunc_A3; return 2;

case 19: alt = PinFunc_A3; return 3;

}

return -1;

}

public:

void analogWrite(pin_size_t pin, uint32_t range, uint32_t duty, bool invert = false, PWM_MODE mode = PWM_MODE_TRAILING_EDGE)

{

PinFunc alt;

int ch = getPWM0Channel(pin, alt);

if (ch >= 0)

{

if (range == 0)

{

// channel enable ?

if ((_pwm0->GLOBAL_CTRL.bit.CHAN_EN & (1 << ch)) != 0)

{

// disable output

_pads_bank0->ATOM[ATOM_RW].REG.PADS[pin].bit.OD = 1;

_io_bank0->ATOM[ATOM_RW].REG.PINS[pin].CTRL.bit.FUNCSEL = PinFunc_NONE;

// set pwm0 mode

_pwm0->CHAN[ch].CTRL.bit.MODE = PWM_MODE_ZERO;

// disable pwm0 channel

_pwm0->GLOBAL_CTRL.bit.CHAN_EN &= ~(1 << ch);

// update pwm channel

_pwm0->GLOBAL_CTRL.bit.SET_UPDATE = 1;

}

else

{

// enable pwm0 clock

enablePWM0Clock();

// set pwm0 mode

_pwm0->CHAN[ch].CTRL.bit.MODE = mode;

_pwm0->CHAN[ch].CTRL.bit.INVERT = invert;

_pwm0->CHAN[ch].RANGE = range;

_pwm0->CHAN[ch].PHASE = 0;

_pwm0->CHAN[ch].DUTY = duty > range ? range : duty;

// enable output

_io_bank0->ATOM[ATOM_RW].REG.PINS[pin].CTRL.bit.FUNCSEL = alt;

_pads_bank0->ATOM[ATOM_RW].REG.PADS[pin].bit.OD = 0;

// enable pwm0 channel

_pwm0->GLOBAL_CTRL.bit.CHAN_EN |= (1 << ch);

// update pwm channel

_pwm0->GLOBAL_CTRL.bit.SET_UPDATE = 1;

}

private:

int getGPCLKChannel(pin_size_t pin, PinFunc &alt)

{

if (isValidPin(pin))

{

switch (pin)

{

case 4: alt = PinFunc_A0; return 0;

case 5: alt = PinFunc_A0; return 1;

case 6: alt = PinFunc_A0; return 2;

case 18: alt = PinFunc_A8; return 1;

case 20: alt = PinFunc_A3; return 0;

case 21: alt = PinFunc_A3; return 1;

}

return -1;

}

public:

void outputGPCLK(pin_size_t pin, uint32_t freq)

{

PinFunc alt;

int ch = getGPCLKChannel(pin, alt);

if (ch >= 0)

{

if (freq == 0)

{

// output enable ?

if ((_clocks_main->GP_CTRL.bit.OE & (1 << ch)) != 0)

{

// disable output

_pads_bank0->ATOM[ATOM_RW].REG.PADS[pin].bit.OD = 1;

_io_bank0->ATOM[ATOM_RW].REG.PINS[pin].CTRL.bit.FUNCSEL = PinFunc_NONE;

_clocks_main->GP_CTRL.bit.OE &= ~(1 << ch);

}

else

{

static constexpr int CLKSRC[] = { CLK_GP0_XOSC, CLK_GP1_CLK_PWM0, CLK_GP2_CLK_PWM0 };

uint64_t div = ((uint64_t)PWM0_FREQ << 16) / freq;

if (div > UINT32_MAX)

div = UINT32_MAX;

else if (div < UINT16_MAX + 1)

div = UINT16_MAX + 1;

// enable GPCLK

if (ch)

enablePWM0Clock();

_clocks_main->GP[ch].DIV_INT = div >> 16;

_clocks_main->GP[ch].DIV_FRAC = div << 16;

_clocks_main->GP[ch].SEL = AUX_SEL;

_clocks_main->GP[ch].CTRL.bit.SRC = 0;

_clocks_main->GP[ch].CTRL.bit.AUXSRC = CLKSRC[ch];

_clocks_main->GP[ch].CTRL.bit.ENABLE = 1;

// enable output

_clocks_main->GP_CTRL.bit.OE |= (1 << ch);

_io_bank0->ATOM[ATOM_RW].REG.PINS[pin].CTRL.bit.FUNCSEL = alt;

_pads_bank0->ATOM[ATOM_RW].REG.PADS[pin].bit.OD = 0;

}

static unsigned long nanos(void)

{

struct timespec ts;

#ifdef CLOCK_BOOTTIME

clock_gettime(CLOCK_BOOTTIME, &ts);

#else

clock_gettime(CLOCK_MONOTONIC, &ts);

#endif

return (unsigned long)ts.tv_sec * 1000000000 + ts.tv_nsec;

}

static unsigned long micros(void)

{

struct timespec ts;

#ifdef CLOCK_BOOTTIME

clock_gettime(CLOCK_BOOTTIME, &ts);

#else

clock_gettime(CLOCK_MONOTONIC, &ts);

#endif

return (unsigned long)ts.tv_sec * 1000000 + (ts.tv_nsec / 1000);

}

static unsigned long millis(void)

{

struct timespec ts;

#ifdef CLOCK_BOOTTIME

clock_gettime(CLOCK_BOOTTIME, &ts);

#else

clock_gettime(CLOCK_MONOTONIC, &ts);

#endif

return (unsigned long)ts.tv_sec * 1000 + (ts.tv_nsec / 1000000);

}

static void delayNanoseconds(unsigned long ns)

{

for (unsigned long t = nanos(); nanos() - t < ns; )

;

}

static void delayMicroseconds(unsigned long us)

{

for (unsigned long t = micros(); micros() - t < us; )

;

}

static void delay(unsigned long ms)

{

for (unsigned long t = millis(); millis() - t < ms; )

;

}

};

コメントを残す コメントをキャンセル

コメントを残すコメントをキャンセル